IC FLEX 10K FPGA 30K 208-RQFP

EPF10K30RI208-4

Manufacturer Part NumberEPF10K30RI208-4
DescriptionIC FLEX 10K FPGA 30K 208-RQFP
ManufacturerAltera
SeriesFLEX-10K®
EPF10K30RI208-4 datasheet
 


Specifications of EPF10K30RI208-4

Number Of Logic Elements/cells1728Number Of Labs/clbs216
Total Ram Bits12288Number Of I /o147
Number Of Gates69000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case208-RQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2233  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 62/128

Download datasheet (2Mb)Embed
PrevNext
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 35. EAB Timing Macroparameters
Symbol
t
EAB address access delay
EABAA
t
EAB asynchronous read cycle time
EABRCCOMB
t
EAB synchronous read cycle time
EABRCREG
t
EAB write pulse width
EABWP
t
EAB asynchronous write cycle time
EABWCCOMB
t
EAB synchronous write cycle time
EABWCREG
t
EAB data-in to data-out valid delay
EABDD
t
EAB clock-to-output delay when using output registers
EABDATACO
t
EAB data/address setup time before clock when using input register
EABDATASU
t
EAB data/address hold time after clock when using input register
EABDATAH
t
EAB WE setup time before clock when using input register
EABWESU
t
EAB WE hold time after clock when using input register
EABWEH
t
EAB data setup time before falling edge of write pulse when not using input
EABWDSU
registers
t
EAB data hold time after falling edge of write pulse when not using input
EABWDH
registers
t
EAB address setup time before rising edge of write pulse when not using
EABWASU
input registers
t
EAB address hold time after falling edge of write pulse when not using input
EABWAH
registers
t
EAB write enable to data output valid delay
EABWO
62
Notes
(1),
(6)
Parameter
Conditions
Altera Corporation