XC5VSX50T-3FF1136C Xilinx Inc, XC5VSX50T-3FF1136C Datasheet - Page 98

• Manufacturer Part Number: XC5VSX50T-3FF1136C
• Description: IC FPGA VIRTEX-5 50K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr

Specifications of XC5VSX50T-3FF1136C

• Number Of Logic Elements/cells: 52224
• Number Of Labs/clbs: 4080
• Total Ram Bits: 4866048
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• For Use With: HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 3: Phase-Locked Loops (PLLs)
Table 3-4: PLL Attributes
98
COMPENSATION
BANDWIDTH
CLKOUT[0:5]_DIVIDE
CLKOUT[0:5]_PHASE
CLKOUT[0:5]_
DUTY_CYCLE
CLKFBOUT_MULT
Attribute
PLL Attributes
Integer
Integer
String
String
Type
Real
Real
SOURCE_SYNCHRONOUS
SYSTEM_SYNCHRONOUS
Allowed Values
–360.0 to 360.0
OPTIMIZED
0.01 to 0.99
1 to 128
1 to 64
HIGH
LOW
www.xilinx.com
SYNCHRONOUS
OPTIMIZED
SYSTEM_
Default
0.50
0.0
1
1
Specifies the PLL phase
compensation for the incoming
clock. SYSTEM_SYNCHRONOUS
attempts to compensate all clock
delay for 0 hold time.
SOURCE_SYNCHRONOUS is
used when a clock is provided
with data and thus phased with
the clock.
Additional attributes
automatically selected by the ISE
software:
INTERNAL
EXTERNAL
DCM2PLL
PLL2DCM
Specifies the PLL programming
algorithm affecting the jitter, phase
margin and other characteristics of
the PLL.
Specifies the amount to divide the
associated CLKOUT clock output
if a different frequency is desired.
This number in combination with
the CLKFBOUT_MULT and
DIVCLK_DIVIDE values will
determine the output frequency.
Allows specification of the output
phase relationship of the
associated CLKOUT clock output
in number of degrees offset (i.e., 90
indicates a 90° or ¼ cycle offset
phase offset while 180 indicates a
180° offset or ½ cycle phase offset).
Specifies the Duty Cycle of the
associated CLKOUT clock output
in percentage (i.e., 0.50 will
generate a 50% duty cycle).
Specifies the amount to multiply
all CLKOUT clock outputs if a
different frequency is desired. This
number, in combination with the
associated CLKOUT#_DIVIDE
value and DIVCLK_DIVIDE
value, will determine the output
frequency.
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Description