PI7C9X20404SLCFDE Pericom Semiconductor, PI7C9X20404SLCFDE Datasheet - Page 64

no-image

PI7C9X20404SLCFDE

Manufacturer Part Number
PI7C9X20404SLCFDE
Description
IC PCIE PACKET SWITCH 128LQFP
Manufacturer
Pericom Semiconductor
Series
SlimLine™r

Specifications of PI7C9X20404SLCFDE

Applications
Data Transport
Interface
Advanced Configuration Power Interface (ACPI)
Package / Case
128-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X20404SLCFDE
Manufacturer:
Pericom
Quantity:
918
Part Number:
PI7C9X20404SLCFDE
Manufacturer:
Pericom
Quantity:
10 000
Company:
Part Number:
PI7C9X20404SLCFDEX
Quantity:
384
7.2.93
7.2.94
July 2009 – Revision 1.2
Pericom Semiconductor
VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h (Upstream
Only)
VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h (Upstream Only)
BIT
7:0
13:8
14
15
22:16
23
31:24
BIT
7:0
15:8
16
19:17
23:20
26:24
30:27
31
FUNCTION
Port Arbitration
Capability
Reserved
Advanced Packet
Switching
Reject Snoop
Transactions
Maximum Time
Slots
Reserved
Port Arbitration
Table Offset
FUNCTION
TC/VC Map
Reserved
Load Port Arbitration
Table
Port Arbitration
Select
Reserved
VC ID
Reserved
VC Enable
TYPE
TYPE
RW
RW
RW
RW
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Page 64 of 77
DESCRIPTION
It indicates the types of Port Arbitration supported by the VC resource. The
Switch supports Hardware fixed arbitration scheme, e.g., Round Robin,
Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports)
and Time-based WRR with 128 phases (3~4 enabled ports).
Reset to 00001001b.
Reset to 000000b.
When set, it indicates the VC resource only supports transaction optimized
for Advanced Packet Switching (AS).
Reset to 0b.
This bit is not applied to PCIe Switch.
Reset to 0b.
It indicates the maximum numbers of time slots (minus one) are allocated for
Isochronous traffic. The default value may be changed by SMBus or auto-
loading from EEPROM.
Reset to 7Fh.
Reset to 0b.
It indicates the location of the Port Arbitration Table (n) as an offset from the
base address of the Virtual Channel Capability register in the unit of DQWD
(16 bytes).
Reset to 04h for Port Arbitration Table (0).
DESCRIPTION
This field indicates the TCs that are mapped to the VC resource. Bit locations
within this field correspond to TC values. When the bits in this field are set, it
means that the corresponding TCs are mapped to the VC resource. The
default value may be changed by SMBus or auto-loading from EEPROM.
Reset to FFh.
Reset to 00h.
When set, the programmed Port Arbitration Table is applied to the hardware.
This bit always returns 0b when read.
Reset to 0b.
This field is used to configure the Port Arbitration by selecting one of the
supported Port Arbitration schemes. The permissible values for the schemes
supported by Switch are 000b and 011b at VC0, other value than these
written into this register will be treated as default.
Reset to 000b.
Reset to 0h.
This field assigns a VC ID to the VC resource.
Reset to 000b.
Reset to 0h.
0b: it disables this Virtual Channel
1b: it enables this Virtual Channel
Reset to 1b.
4Port-4Lane PCI Express® Switch
SlimLine
PI7C9X20404SL
Datasheet
TM
Family

Related parts for PI7C9X20404SLCFDE