PNX1501E NXP Semiconductors, PNX1501E Datasheet - Page 625

no-image

PNX1501E

Manufacturer Part Number
PNX1501E
Description
Digital Signal Processors & Controllers (DSP, DSC) MEDIA PROCESSOR PNX15XX/266MHZ
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PNX1501E

Product
DSPs
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-795
Minimum Operating Temperature
0 C
Lead Free Status / Rohs Status
 Details
Other names
PNX1501E,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PNX1501E
Manufacturer:
PHILIPS
Quantity:
5
Part Number:
PNX1501E,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PNX1501E/G
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
PNX1501E/G
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PNX1501E/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Volume 1 of 1
Table 8: Registers Description
Table 9: Destination Address Base
12NC 9397 750 14321
Product data sheet
Bit
23:16
15:8
7:0
Bit
Offset 0x04 F404
31:29
28:24
23:16
15:8
7:0
Symbol
Off[22:16]
Off[15:8]
Off[7:0]
Symbol
Swap[2:0]
Reserved
Off[22:16]
Off[15:8]
Off[7:0]
Destination Address Base
This register specifies the offset for pixel (0,0) of a source bitmap for XY to Linear
conversion of addresses.
This register is interpreted as a byte address. The lower three bits of this register
always read 0, regardless of the value written. This implies that the source base
address must be aligned to a 64-bit boundary.
Under many circumstances, this register will be initialized to the proper offset and
then changed only for special effects.
This register specifies the offset for pixel (0,0) of a destination bitmap for XY to Linear
conversion of addresses.
This register is interpreted as a byte address. The lower three bits of this register are
always interpreted as 0, regardless of the value written. When reading the contents of
this register, the lower three bits will be read back as 0. This implies that the source
base address must be aligned to a 64-bit boundary.
Under many circumstances, this register will be initialized to the proper offset and
then changed only for special effects.
Acces
s
R/W
R/W
R/W
Acces
s
R/W
R/W
R/W
R/W
Value
-
-
-
Value
-
-
-
-
Rev. 2 — 1 December 2004
Description
Specifies the offset for pixel (0,0) of a source bitmap for XY to Linear
conversion of addresses. Bits 2:0 must be set to 0.
Description
Specifies endian-swapping on reads from memory.
When Swap[2] is 0, swapping is determined by the global endian
setting, possibly modified by BSI[0] in EngineConfig.
When Swap[2] is 1, swapping is determined by Swap[1:0] as shown:
00=No swapping. Memory is little-endian.
01=Bytes are swapped within each 16-bit word.
10=Words are swapped within each 32-bit double word.
11=Bytes are swapped within each 32-bit double word.
Specify the offset for pixel (0,0) of a destination bitmap for XY to
Linear conversion of addresses. Bits 2:0 must be set to 0.
© Koninklijke Philips Electronics N.V. 2002-2003-2004. All rights reserved.
Chapter 20: 2D Drawing Engine
PNX15xx Series
20-16

Related parts for PNX1501E