HYB18T512160AF INFINEON [Infineon Technologies AG], HYB18T512160AF Datasheet - Page 67

• Manufacturer Part Number: HYB18T512160AF
• Description: 512-Mbit DDR2 SDRAM
• Manufacturer: INFINEON [Infineon Technologies AG]

3.23.4
DDR2
Precharge” feature. A Read with Auto-Precharge
enabled, or a Write with Auto-Precharge enabled, may
be followed by any command to the other bank, as long
as that command does not interrupt the read or write
data transfer, and all other related limitations (e.g.
contention between Read data and Write data must be
avoided externally and on the internal data bus).
Table 19
From Command To Command (different bank,
WRITE w/AP
Read w/AP
1) This rule only applies to a selective Precharge command to another bank, a Precharge-All command is illegal
3.24
DDR2 SDRAM requires a refresh of all rows in any rolling 64 ms interval. The necessary refresh can be generated
in one of two ways: by explicit Auto-Refresh commands or by an internally timed Self-Refresh mode.
3.24.1
Auto-Refresh is used during normal operation of the
DDR2 SDRAM’s. This command is non persistent, so it
must be issued each time a refresh is required. The
refresh addressing is generated by the internal refresh
controller. This makes the address bits ”don’t care”
during an Auto-Refresh command. The DDR2 SDRAM
requires Auto-Refresh cycles at an average periodic
interval of
When CS, RAS and CAS are held LOW and WE HIGH
at the rising edge of the clock, the chip enters the Auto-
Refresh mode. All banks of the SDRAM must be
precharged and idle for a minimum of the precharge
time (
applied. An internal address counter supplies the
addresses during the refresh cycle. No control of the
Data Sheet
t
RP
devices
) before the Auto-Refresh Command can be
t
REFI.MAX
Concurrent Auto-Precharge
Command Delay Table
Refresh
Auto-Refresh Command
.
non-interrupting command)
Read or Read w/AP
Write or Write w/AP
Precharge or Activate
Read or Read w/AP
Write or Write w/AP
Precharge or Activate
support
the
“Concurrent
Auto-
Minimum Delay with Concurrent Auto-
Precharge Support
(CL -1) + (BL/2) +
BL/2
1
BL/2
BL/2 + 2
1
67
The minimum delay from a Read or Write command
with Auto-Precharge enabled, to a command to a
different bank, is summarized in the Command Delay
Table. As defined, the WL = RL - 1 for DDR2 devices
which allows the command gap and corresponding
data gaps to be minimized.
external address bus is required once this cycle has
started.
When the refresh cycle has completed, all banks of the
SDRAM will be in the precharged (idle) state. A delay
between the Auto-Refresh Command and the next
Activate Command or subsequent Auto-Refresh
Command must be greater than or equal to the Auto-
Refresh cycle time (
To allow for improved efficiency in scheduling and
switching between tasks, some flexibility in the
absolute refresh interval is provided. A maximum of
eight Auto-Refresh commands can be posted to any
given DDR2 SDRAM, meaning that the maximum
absolute interval between any Auto-Refresh command
and the next Auto-Refresh command is 9
HYB18T512[40/80/16]0AF–[3/3S/3.7/5]
t
WTR
t
RFC
).
512-Mbit DDR2 SDRAM
Functional Description
09112003-SDM9-IQ3P
Rev. 1.3, 2005-01
Unit
t
t
t
t
t
t
CK
CK
CK
CK
CK
CK
t
REFI
Note
1)
1)
.