IBM25PPC440GP IBM Microelectronics, IBM25PPC440GP Datasheet - Page 10

• Manufacturer Part Number: IBM25PPC440GP
• Description: PowerPC 440GP Embedded Processor
• Manufacturer: IBM Microelectronics

On-Chip SRAM
Features include:
PCI-X Interface
The PCI-X interface allows connection of PCI and PCI-X devices to the PowerPC processor and local
memory. This interface is designed to Version 1.0a of the PCI-X Specification and supports 32- and 64-bit
PCI-X buses. PCI 32/64-bit conventional mode, compatible with PCI Version 2.2, is also supported.
Reference Specifications:
Features include:
Page 10 of 72
• OPB
• DCR
• One physical bank of 8KB
• Memory cycles supported:
• Sustainable 2.1GB/s peak bandwidth at 133MHz
• PowerPC CoreConnect Bus (PLB) version PLB4
• PCI Specification Version 2.2
• PCI Bus Power Management Interface Specification Version 1.1
• PCI-X 1.0a
• PCI 2.2 backward compatibility
• Can be the PCI Host Bus Bridge or an Adapter Device's PCI interface
• Internal PCI arbitration function, supporting up to six external devices, that can be disabled for use with
• Support for Message Signaled Interrupts
• Simple message passing capability
• Asynchronous to the PLB
• PCI Power Management 1.1
• PCI register set addressable both from on-chip processor and PCI device sides
• Ability to boot from PCI-X bus memory
• Error tracking/status
an external arbiter
– Dynamic bus sizing 32-, 16-, and 8-bit data path
– Separate and simultaneous read and write data paths
– 36-bit address
– 66.66MHz, maximum 266MB/s
– 32-bit data path
– 10 bit address
– Single beat read and write, 1 to 16 bytes
– 32- and 64-byte burst transfers
– Guarded memory accesses
– Split transactions
– Frequency to 133MHz
– 32- and 64-bit bus
– Frequency to 66MHz
– 32- and 64-bit bus
PowerPC 440GP Embedded Processor Data Sheet
5/13/04