IBM25PPC440GP IBM Microelectronics, IBM25PPC440GP Datasheet - Page 58

• Manufacturer Part Number: IBM25PPC440GP
• Description: PowerPC 440GP Embedded Processor
• Manufacturer: IBM Microelectronics

I/O Specifications—All Speeds
Notes:
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.
2. PCI-X timings are for asynchronous operation up to 133MHz. PCI-X input setup time requirement is 1.2ns for 133MHz
3. The clock frequency for RMII operation is 50MHz ± 100ppm.
4. The clock frequency for SMII operation is 125MHz ± 100ppm.
5. These are DDR signals that can change on both the positive and negative clock transitions.
Page 58 of 72
Ethernet RMII Interface
EMC0RxD0:1
EMC0RxErr
EMC0CrSDV
EMC0TxD0:1
EMC0:1TxEn
EMC1RxD0:1
EMC1RxErr
EMC1CrSDV
EMC1TxD0:1
EMCRefClk
Ethernet SMII Interface
EMC0:1RxD
EMC0:1TxD
Internal Peripheral Interface
IICxSClk
IICxSDA
UARTSerClk
UART0_Rx
UART0_Tx
UART0_DCD
UART0_DSR
UART0_CTS
UART0_DTR
UART0_RI
UART0_RTS
UART1_Rx
UART1_Tx
UART1_DSR/CTS
UART1_RTS/DTR
Interrupts Interface
IRQ00:12
JTAG Interface
TDI
TMS
TDO
TCK
TRST
and 1.7ns for 66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66MHz. PCI output hold time
requirement is 1ns for 66MHz and 2ns for 33MHz.
Signal
Setup Time
(T
IS
n/a
n/a
n/a
n/a
0.8
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
2
2
min)
Input (ns)
PowerPC 440GP Embedded Processor Data Sheet
Hold Time
(T
IH
n/a
n/a
n/a
n/a
0.8
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
1
1
min)
(Part 2 of 3)
Valid Delay
(T
OV
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
6.2
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
11
11
11
max)
Output (ns)
Hold Time
(T
OH
n/a
n/a
n/a
n/a
n/a
n/a
n/a
na/
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
2
2
2
2
min)
(minimum)
Output Current (mA)
I/O H
10.3
10.3
10.3
10.3
10.3
10.3
10.3
15.3
15.3
10.3
10.3
10.3
10.3
10.3
15.3
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
(minimum)
I/O L
10.2
10.2
10.2
n/a
n/a
n/a
7.1
7.1
7.1
n/a
n/a
7.1
7.1
7.1
7.1
n/a
n/a
7.1
n/a
n/a
n/a
7.1
n/a
7.1
n/a
7.1
n/a
7.1
n/a
n/a
n/a
n/a
n/a
EMCRxClk
EMCRxClk
EMCRxClk
EMCRxClk
EMCRxClk
EMCRxClk
EMCRxClk
EMCTxClk
EMCTxClk
EMCTxClk
EMCTxClk
Clock
3, async
5/13/04
Notes
async
async
async
async
async