C8051F962-A-GM Silicon Labs, C8051F962-A-GM Datasheet - Page 213

• Manufacturer Part Number: C8051F962-A-GM
• Description: 8-bit Microcontrollers - MCU 128KB, DC-DC, AES DQFN76
• Manufacturer: Silicon Labs

Specifications of C8051F962-A-GM

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 8448 B
• On-chip Adc: Yes
• Operating Supply Voltage: 2.5 V to 3.3 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: DQFN-76
• Mounting Style: SMD/SMT
• Number Of Programmable I/os: 57
• Number Of Timers: 4

15.7. Using the ENC0 module with the DMA
The steps for Encoding/Decoding using the DMA are as follows.
Note that the encoder and all DMA channels should be configured for Big-Endian mode.
1. Clear the ENC module by writing 0x00 to the ENC0CN SFR.
2. Configure the first DMA channel for the XRAM-to-ENC0 input transfer:
3. Configure the second DMA channel for the ENC0-to-XRAM output transfer:
4. Clear the interrupt bits in DMA0INT for both channels.
5. Enable DMA interrupts by setting bit 5 of EIE2.
6. If desired for a decode operation, enable the ERROR interrupt bit by setting bit 6 of EIE2.
7. Write the operation value to ENC0CN setting ENC, DEC, and MODE bits for the desired operation.
8. Wait on the DMA interrupt.
9. Clear the DMA enables in the DMA0EN SFR.
10. Clear the DMA interrupts in the DMA0INT SFR.
11. For a decode operation only, check the ERROR bit in ENC0CN for a decode error.
The DMA bit and ENDIAN bits must be set. The READY bits and ERROR bits must be cleared.
a. Disable the first DMA channel by clearing the corresponding bit in DMA0EN.
b. Select the first DMA channel by writing to DMA0SEL.
c. Configure the selected DMA channel to use the XRAM-to-ENC0 input peripheral request by
d. Set the ENDIAN bit in DMA0NCF to enable big-endian multi-byte DMA transfers.
e. Write 0 to DMA0NMD to disable wrapping.
f.
g. Write the size of the input data transfer in bytes to DMA0NSZH:L.
h. Clear the address offset SFRs DMA0A0H:L.
a. Disable the second DMA channel by clearing the corresponding bit in DMA0EN.
b. Select the second DMA channel by writing to DMA0SEL.
c. Configure the selected DMA channel to use the SPI1DAT-to-XRAM output peripheral request by
d. Set the ENDIAN bit in DMA0NCF to enable big-endian multi-byte DMA transfers.
e. Enable DMA interrupts for the second channel by setting bit 7 of DMA0NCF.
f.
g. Write the address for the first byte of the output data to DMA0NBAH:L.
h. Write the size of the output data transfer in bytes to DMA0NSZH:L.
i.
j.
a. Write 0x16 for Manchester Decode operation.
b. Write 0x17 for Three-out-of-Six Decode operation.
c. Write 0x26 for Manchester Encode operation.
d. Write 0x27 for Three-out-of-Six Encode operation.
writing 0x00 to DMA0NCF.
Write the address of the first byte of input data DMA0NBAH:L.
writing 0x01 to DMA0NCF.
Write 0 to DMA0NMD to disable wrapping.
Clear the address offset SFRs DMA0A0H:L.
Enable the interrupt on the second channel by setting the corresponding bit in DMA0INT.
Rev. 0.5
C8051F96x
213