C8051F962-A-GM Silicon Labs, C8051F962-A-GM Datasheet - Page 433

• Manufacturer Part Number: C8051F962-A-GM
• Description: 8-bit Microcontrollers - MCU 128KB, DC-DC, AES DQFN76
• Manufacturer: Silicon Labs

Specifications of C8051F962-A-GM

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 128 KB
• Data Ram Size: 8448 B
• On-chip Adc: Yes
• Operating Supply Voltage: 2.5 V to 3.3 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: DQFN-76
• Mounting Style: SMD/SMT
• Number Of Programmable I/os: 57
• Number Of Timers: 4

To initiate a Master mode Bidirectional data transfer:
1. Configure the SPI1 SFRs normally for Master mode.
2. Configure the first DMA channel for the XRAM-to-SPI1DATA transfer:
3. Configure the second DMA channel for the SPI1DAT-to-XRAM transfer:
4. Clear the interrupt bits in DMA0INT for both channels.
5. Enable both channels by setting the corresponding bits in the DMA0EN SFR to initiate the SPI
6. Wait on the DMA interrupt.
7. Clear the DMA enables in the DMA0EN SFR.
8. Clear the DMA interrupts in the DMA0INT SFR.
transfer operation.
a. Enable Master mode by setting bit 6 in SPI1CFG.
b. Configure the clock polarity CKPOL and clock phase CKPHA as desired in SPI1CFG.
c. Configure SPI1CKR for the desired SPI clock rate.
d. Configure the desired 4-wire master or 3-wire master mode in SPI1CN.
e. Enable the SPI by setting bit 0 of SPI1CN.
a. Disable the first DMA channel by clearing the corresponding bit in DMA0EN.
b. Select the first DMA channel by writing to DMA0SEL.
c. Configure the selected DMA channel to use the XRAM-to-SPI1DAT peripheral request by writing
d. Write 0 to DMA0NMD to disable wrapping.
e. Write the address of the first byte of master output (MOSI) data to DMA0NBAH:L.
f.
g. Clear the address offset SFRs CMA0A0H:L.
a. Disable the second DMA channel by clearing the corresponding bit in DMA0EN.
b. Select the second DMA channel by writing to DMA0SEL.
c. Configure the selected DMA channel to use the SPI1DAT-to-XRAM peripheral request by writing
d. Enable DMA interrupts for the second channel by setting bit 7 of DMA0NCF.
e. Write 0 to DMA0NMD to disable wrapping.
f.
g. Write the size of the SPI transfer in bytes to DMA0NSZH:L.
h. Clear the address offset SFRs CMA0A0H:L.
i.
j.
0x03 to DMA0NCF.
Write the size of the SPI transfer in bytes to DMA0NSZH:L.
0x04 to DMA0NCF.
Write the address for the first byte of master input (MISO) data to DMA0NBAH:L.
Enable the interrupt on the second channel by setting the corresponding bit in DMA0INT.
Enable DMA interrupts by setting bit 5 of EIE2.
Rev. 0.5
C8051F96x
433