HD6417727F100C Renesas Electronics America, HD6417727F100C Datasheet - Page 201

• Manufacturer Part Number: HD6417727F100C
• Description: IC SUPERH MPU ROMLESS 240QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417727F100C

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: FIFO, SCI, SIO, SmartCard, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 104
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 2.05 V
• Data Converters: A/D 6x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 240-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

• TLB protection exception
• TLB protection violation in repeat loop
• CPU Address error
⎯ Conditions: When a hit access violates the TLB protection information (PR bits) shown
⎯ Operations: The logical address (32 bits) that caused the exception is set in TEA and the
The PC and SR of the instruction that generated the exception are saved to the SPC and SSR,
respectively. If the exception occurred during a read, H'0A0 is set in EXPEVT; if the exception
occurred during a write, H'0C0 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1
and a branch occurs to PC = VBR + H'0100.
⎯ Conditions: TLB protection violation in the last several instruction of repeat loop (see
⎯ Operations: TEA, PTEH and RC bit in MMUCR are set in the way of the type of
The SR of the instruction that generated the exception are saved in the SSR. But the SPC is not
the PC of the instruction that generated the exception. Repeat loop can not be restarted after
returning from exception handler. In order to complete a repeat loop, ensure not to cause TLB
exceptions or CPU address error in the last several instructions of repeat loop (see section
3.5.6, MMU Exception in Repeat Loop). If a TLB protection violation occurs in an instruction
immediately before or during a repeat loop, H'0D0 is set in EXPEVT. The BL, MD, and RB
bits in SR are set to 1 and a branch occurs to PC = VBR + H'0100.
⎯ Conditions:
below:
corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASID of PTEH
indicates the ASID at the time the exception occurred. The way that generated the
exception is set in the RC bits in MMUCR.
section 3.5.6, MMU Exception in Repeat Loop)
exception.
a. Instruction fetch from odd address (4n + 1, 4n + 3)
b. Word data accessed from addresses other than word boundaries (4n + 1, 4n + 3)
c. Longword accessed from addresses other than longword boundaries (4n + 1, 4n + 2,
d. Virtual space accessed in user mode in the area H'80000000 to H'FFFFFFFF.
PR
00
01
10
11
4n + 3)
Privileged mode
Only read enabled
Read/write enabled
Only read enabled
Read/write enabled
User mode
No access
No access
Only read enabled
Read/write enabled
Rev.6.00 Mar. 27, 2009 Page 143 of 1036
Section 4 Exception Handling
REJ09B0254-0600