SAK-TC1766-192F80HL BD Infineon Technologies, SAK-TC1766-192F80HL BD Datasheet - Page 66

IC MCU 32BIT FLASH PG-LQFP-176

SAK-TC1766-192F80HL BD

Manufacturer Part Number
SAK-TC1766-192F80HL BD
Description
IC MCU 32BIT FLASH PG-LQFP-176
Manufacturer
Infineon Technologies
Series
TC17xxr
Datasheet

Specifications of SAK-TC1766-192F80HL BD

Core Processor
TriCore
Core Size
32-Bit
Speed
80MHz
Connectivity
ASC, CAN, MLI, MSC, SSC
Peripherals
DMA, POR, WDT
Number Of I /o
81
Program Memory Size
1.5MB (1.5M x 8)
Program Memory Type
FLASH
Ram Size
108K x 8
Voltage - Supply (vcc/vdd)
1.42 V ~ 1.58 V
Data Converters
A/D 2x10b; A/D 32x8b,10b,12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
176-LFQFP
Packages
PG-LQFP-176
Max Clock Frequency
80.0 MHz
Sram (incl. Cache)
108.0 KByte
Can Nodes
2
A / D Input Lines (incl. Fadc)
36
Program Memory
1.5 MB
For Use With
B158-H8539-G2-X-7600IN - KIT STARTER TC176X SERIES
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
KT1766192F80HLBDXT
SAK-TC1766-192F80HLBDINTR
Preliminary
OCDS Level 1 Debug Support
The OCDS Level 1 debug support is mainly assigned for real-time software debugging
purposes which have a demand for low-cost standard debugger hardware.
The OCDS Level 1 is based on a JTAG interface that is used by the external debug
hardware to communicate with the system. The on-chip Cerberus module controls the
interactions between the JTAG interface and the on-chip modules. The external debug
hardware may become master of the internal buses, and read or write the on-chip
register/memory resources. The Cerberus also makes it possible to define breakpoint
and trigger conditions as well as to control user program execution (run/stop, break,
single-step).
OCDS Level 2 Debug Support
The OCDS Level 2 debug support makes it possible to implement program tracing
capabilities for enhanced debuggers by extending the OCDS Level 1 debug functionality
with an additional 16-bit wide trace output port with trace clock. With the trace extension,
the following four trace capabilities are provided (only one of the four trace capabilities
can be selected at a time):
OCDS Level 3 Debug Support
The OCDS Level 3 debug support is based on a special TC1766 emulation device, the
TC1766ED, which provides additional features required for high-end emulation
purposes. The TC1766ED is a device which includes the TC1766 product chip and
additional emulation extension hardware in a package with the same footprint as the
TC1766.
Data Sheet
Trace of the CPU program flow
Trace of the PCP2 program flow
Trace of the DMA Controller transaction requests
Trace of the DMA Controller Move Engine status information
62
Functional Description
V1.0, 2008-04
TC1766

Related parts for SAK-TC1766-192F80HL BD