IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 32

• Manufacturer Part Number: IPR-SDRAM/DDR2
• Description: IP CORE Renewal Of IP-SDRAM/DDR2
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-SDRAM/DDR2

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Cyclone, HardCopy, Stratix
• Features: Data Mask Signals For Partial Write Operations, Bank Management Architecture
• Core Architecture: FPGA
• Core Sub-architecture: Cyclone, HardCopy, Stratix
• Rohs Compliant: NA
• Function: DDR2 SDRAM Controller
• License: Renewal License
• Lead Free Status / RoHS Status: na
• Lead Free Status / RoHS Status: na

2–22
Table 2–5. Files to Compile—Verilog HDL Gate-Level Simulations
Compile the Example Design
DDR and DDR2 SDRAM Controller Compiler User Guide
<device name>_ver
auk_ddr_user_lib
Notes to
(1) If you are simulating the slow or fast model., the .vho file has a suffix _min or _max added to it. Compile whichever file is appropriate. The
Quartus II software creates models for the simulator you have defined in a directory simulation/<simulator name> in your <project name>
directory..
Table
Library
f
2–5:
1
1
2. Launch your simulation tool inside this directory and create the following
3. Compile the files in
4. Set the Tcl variable gRTL_DELAYS to 0, which tells the testbench not to use the
You can now edit the PLL(s) and use the Quartus II software to compile the example
design and perform post-compilation timing analysis.
Edit the PLL
The IP Toolbench-generated example design includes a PLL, which has an input to
output clock ratio of 1:1 and a clock frequency that you entered in IP Toolbench. In
addition, IP Toolbench correctly sets all the phase offsets of all the relevant clock
outputs for your design. You can edit the PLL input clock to make it conform to your
system requirements. If you re-run IP Toolbench, it does not overwrite this PLL, if
you turn off Automatically generate the PLL, so your edits are not lost.
If you turn on Use fed-back clock, IP Toolbench generates a second PLL—the fed-back
PLL. You need not edit the fed-back PLL.
If you change the clock input frequency on the PLL, you must change the
REF_CLOCK_TICK_IN_PS parameter in the <project name>_tb.v or .vhd file.
For more information on the PLL, refer to
To edit the example PLL, follow these steps:
1. Choose MegaWizard Plug-In Manager (Tools menu).
2. Select Edit an existing custom megafunction variation and click Next.
3. In your Quartus II project directory, for VHDL choose ddr_pll_<device name>.vhd;
libraries:
■
■
insert extra delays in the system, because these are applied inside the gate level
model. Configure your simulator to use transport delays, a timestep of
picoseconds, and to include the <device name>_ver library.
for Verilog HDL choose ddr_pll_<device name>.v.
<device name>_ver
auk_ddr_user_lib
<QUARTUS ROOTDIR>/eda/sim_lib/<device name>_atoms.v
<project directory>/testbench/simulation/<simulator name>/<toplevel_name>.vo
<project directory>/testbench/<testbench name>.v
Table 2–5
into the appropriate library.
“PLL Configurations” on page
Filename
MegaWizard Plug-In Manager Design Flow
© March 2009 Altera Corporation
Chapter 2: Getting Started
3–13.
(1)