IPR-SDRAM/DDR2 Altera, IPR-SDRAM/DDR2 Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-SDRAM/DDR2
Manufacturer Part Number
IPR-SDRAM/DDR2
Description
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-SDRAM/DDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Cyclone, HardCopy, Stratix
Features
Data Mask Signals For Partial Write Operations, Bank Management Architecture
Core Architecture
FPGA
Core Sub-architecture
Cyclone, HardCopy, Stratix
Rohs Compliant
NA
Function
DDR2 SDRAM Controller
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 55 of 106
- Download datasheet (2Mb)
Chapter 3: Functional Description
Interfaces & Signals
Interfaces & Signals
Interface Description
© March 2009 Altera Corporation
f
1
For Stratix II devices, you have the following three options for the constraints:
■
■
■
This section describes the following topics:
■
■
This section describes the following local-side interface requests:
■
■
■
■
■
■
These interface requests are for the native interface. For information on the
Avalon-MM interface, refer to the
The native interface is a superset of the Avalon-MM interface. The native interface has
the following additional signals. These signals, which are not part of the Avalon-MM
interface, provide extra information and control for the native interface:
■
■
■
■
■
For information on the datapath interface, refer to
Dedicated top and bottom I/O pins, which gives the highest performance.
Migratable DM, DQ, and DQS pin constraints on all sides of the device, which
allows you to migrate your design to a migration device at a later stage, and gives
less pins.
Non-migratable pin constraints, which give much greater flexibility and a greater
number of available pins on all sides of the device.
“Interface Description” on page 3–19
“Signals” on page 3–28
“Writes” on page 3–20
“Reads” on page 3–21
“Read-Write-Read-Write” on page 3–23
“Read-Write-Read-Write” on page 3–23
“DDR SDRAM Initialization Timing” on page 3–25
“DDR2 SDRAM Initialization Timing” on page 3–26
local_rdvalid_in_n
local_init_done
local_refresh_req
local_refresh_ack
local_wdata_req
Avalon Interface
DDR and DDR2 SDRAM Controller Compiler User Guide
Specifications.
“Datapath” on page
3–4.
3–19
Related parts for IPR-SDRAM/DDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-SDRAM/DDR](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/HPDDR](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/HPDDR2](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer:
Altera
Datasheet:
![IPR-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
![IPR-HPMCII](/photos/24/19/241941/4696148_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
![IPR-RLDII/UNI](/photos/24/19/241946/4696147_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
![IPR-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: