CDB42L52 Cirrus Logic Inc, CDB42L52 Datasheet - Page 68
![Eval Bd LP Codec W/Class D Spkr Driver](/photos/9/5/90553/cdb42l52_sml.jpg)
CDB42L52
Manufacturer Part Number
CDB42L52
Description
Eval Bd LP Codec W/Class D Spkr Driver
Manufacturer
Cirrus Logic Inc
Specifications of CDB42L52
Main Purpose
Audio, CODEC
Embedded
Yes, FPGA / CPLD
Utilized Ic / Part
CS42L52
Primary Attributes
4 Stereo Audio Inputs, Stereo Line and Speaker Outputs, S/PDIF Inputs and Outputs
Secondary Attributes
GUI, I2C, SPI, USB Interfaces
Description/function
Audio CODECs
Operating Supply Voltage
5 V
Product
Audio Modules
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
CS42L52
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
598-1505
68
6.33
6.33.1 ALC Release Rate
6.34
6.34.1 ALC Maximum Threshold
ALCMAX2
Reserved
7
7
ALC Release Rate (Address 2Bh)
ALC Threshold (Address 2Ch)
Sets the rate at which the ALC releases the analog and/or digital attenuation from levels below the
MIN[2:0] threshold
VOL[5:0]
Notes:
1. The ALC release rate is user-selectable but is also a function of the sampling frequency, Fs, and the
2. The Release Rate setting must always be slower than the Attack Rate.
Sets the maximum level, below full scale, at which to limit and attenuate the input signal at the attack rate
(ALCARATE -
ALCRRATE[5:0]
00 0000
···
11 1111
Application:
MAX[2:0]
000
001
010
011
100
101
110
111
Application:
ANLGSFTx
page
ALCMAX1
Reserved
(“PGAx Volume” on page
49) setting.
6
6
“ALC Attack Rate” on page
(“Ch. x Analog Soft Ramp” on page
Release Time
Fastest Release
···
Slowest Release
“Automatic Level Control (ALC)” on page 27
Threshold Setting
0 dB
-3 dB
-6 dB
-9 dB
-12 dB
-18 dB
-24 dB
-30 dB
“Automatic Level Control (ALC)” on page 27
ALCRRATE5
(“ALC Minimum Threshold” on page
ALCMAX0
5
5
ALCRRATE4
56) and ADCxVOL[7:0]
ALCMIN2
4
4
67).
5/13/08
ALCRRATE3
ALCMIN1
49) and ANLGZCx
3
3
69) and returns the signal level to the PGAx-
(“ADCx Volume” on page
ALCRRATE2
ALCMIN0
2
2
(“Ch. x Analog Zero Cross” on
ALCRRATE1
Reserved
1
1
57) setting.
CS42L52
ALCRRATE0
Reserved
DS680F1
0
0