LE58QL061BVC Zarlink, LE58QL061BVC Datasheet - Page 33

no-image

LE58QL061BVC

Manufacturer Part Number
LE58QL061BVC
Description
QUAD, SLAC, PROG CODEC, 3.3V, GCI, 20 I/0, PQT44, LEAD FREE
Manufacturer
Zarlink
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LE58QL061BVC
Manufacturer:
ZARLINK
Quantity:
6
Part Number:
LE58QL061BVC
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
LE58QL061BVCT
Manufacturer:
ZARLINK
Quantity:
6
delay difference, the internal signals within the QLSLAC device are isolated by 15.625
bit and CD1B bit latches. This operation is further described by the E1 multiplex timing diagram in Figure 21. In this timing
diagram, the E1 signal represents the actual signal presented to the E1 output pin. The GK Enable pulse allows CD1 pin data to
be routed through the CD1B latch. The LD Enable pulse allows CD1 pin data to be routed through the CD1 latch. The uncertain
states of the SLIC device’s DET output, and the masked times where that DET data is ignored are shown in this timing diagram.
Using this isolation of masked times, the CD1 and CD1B registers are guaranteed to contain accurate representations of the
SLIC device detector output.
Note:
* Transparent latches: When enable input is high, Q output follows D input. When enable input goes low, Q output is latched at last state.
MCLK/E1
MPI Command
54/55h or GCI
Command SOP 8
I/O Direction
Register
CD1
CD2
C3
C4
C5
C6
C7
INT
Figure 20. SLIC Device I/O, E1 Multiplex and Real-Time Data Register Operation
SLIC Output
Register
MPI Command 52h
SC Channel Data
or GCI Downstream
E1 Source
(Internal)
Output Latch
E1P
EE1 Bit
(See Figure 21
for details)
Delay
ATI
GK Enable
Zarlink Semiconductor Inc.
LD Enable
(Channel 1
Shown)
or GCI Command SOP 5)
(MPI Command 70/71h
EN/HOLD
D
*
33
Q
{
EN/HOLD
D
MCDB
Same for
Channels
C7
2, 3, 4
*
4
Q
SLIC Input Register
or GCI Upstream
SC Channel Data
MPI Command 53h
MCDA
C6 CD1B C5
CDB
Ground Key Filter (time set via
MPI Command E8/E9h or GCI
4
MCDB
1
4
CDA
Command SOP 12)
µs
or GCI UpstreamSC Channel data)
3
0
or GCI Command SOP 14)
before allowing any change to the CD1
4
MCDA
(MPI Command 6C/6Dh
Interrupt Mask Register
MUX
Real Time Data Register
(MPI Command 4D/4Fh
CDB
(set via MPI Command C8/C9h or
C4
3
3
MCDB
CDA
GCI Command SOP 11)
C3 CD2 CD1
Debounce Time
3
2
CDB
MCDA
2
CDA
2
MCDB
2
CDB
1
1
MCDA
CDA
1
1

Related parts for LE58QL061BVC