LE58QL061BVC Zarlink, LE58QL061BVC Datasheet - Page 70
LE58QL061BVC
Manufacturer Part Number
LE58QL061BVC
Description
QUAD, SLAC, PROG CODEC, 3.3V, GCI, 20 I/0, PQT44, LEAD FREE
Manufacturer
Zarlink
Datasheet
1.LE58QL061.pdf
(92 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LE58QL061BVC
Manufacturer:
ZARLINK
Quantity:
6
Part Number:
LE58QL061BVC
Manufacturer:
ZARLINK
Quantity:
20 000
Company:
Part Number:
LE58QL061BVCT
Manufacturer:
ZARLINK
Quantity:
6
SOP Control Byte Command Format
SOP 1. Deactivate Channel (Standby Mode)
In the Deactivated (Standby) mode:
The Channel Status (CSTAT bit in the SLIC device I/O and Status Bits register is set to 0.
SOP 2. Software Reset
The action of this command is identical to that of the RST pin except it only operates on the addressed channel and does not
reset the ground key filtering interval.
SOP 3. Hardware Reset
The Hardware reset command is equivalent to pulling the RST pin on the device low. This command resets all four channels of
the device. The action of the Hardware reset function is described in Reset States on
SOP 4. Activate Channel (Operational Mode)
This command places the addressed channel of the device in the Active mode. No valid B-Channel data is transmitted until after
the second FSC pulse is received following the execution of the Activate command. The Channel Status (CSTAT) bit in the SLIC
device I/O and Status Bits register is set to 1.
SOP 5. Write/Read Configuration Register 1 (CR1), Operating Conditions
Configuration register CR1 enables or disables test features and controls feeding states. The reset value of CR1 = 04H
Command
Command
Command
Command
Command
I/O Data
GCI Command
(00h)
GCI Command
(02h)
GCI Command
(04h)
GCI Command
(0Eh)
GCI Command
(70/71h)
Operating Conditions (Configuration Register 1, CR1)
All of the programmed information is retained.
The upstream and downstream Monitor and SC channels remain active.
The B channel for an inactive channel is idle, no data is received or transmitted.
The analog output (VOUT) is disabled and biased at VREF.
CTP
D
D
D
D
D
0
0
0
0
0
7
7
7
7
7
Zarlink Semiconductor Inc.
CRP
D
D
D
D
D
0
0
0
0
1
6
6
6
6
6
70
HPF
D
D
D
D
D
0
0
0
0
1
5
5
5
5
5
LRG
D
D
D
D
D
0
0
0
0
1
4
4
4
4
4
ATI
D
D
D
D
D
0
0
0
1
0
3
3
3
3
3
page
36.
ILB
D
D
D
D
D
0
0
1
1
0
2
2
2
2
2
FDL
D
D
D
D
D
0
1
0
1
0
1
1
1
1
1
TON
R/W
D
D
D
D
D
0
0
0
0
0
0
0
0
0