LE58QL061BVC Zarlink, LE58QL061BVC Datasheet - Page 91

• Manufacturer Part Number: LE58QL061BVC
• Description: QUAD, SLAC, PROG CODEC, 3.3V, GCI, 20 I/0, PQT44, LEAD FREE
• Manufacturer: Zarlink

REVISION HISTORY
Revision A1 to B1
•
Revision B1 to C1
•
•
•
•
Revision C1 to D1
•
•
•
•
•
•
•
•
•
•
•
•
Revision D1 to E1
•
•
•
•
Revision E1 to F1
•
Revision F1 to G1
•
Revision G1 to G2
•
•
Changed Physical Dimensions for 64-Pin TQFP package to 64-Pin LQFP
Added information regarding the input attenuator gain (GIN) throughout document
Changed "CD1 - C5" (digital outputs) to "CD1 - C7" throughout document
In "Connection Diagrams," Le58QL063VC, changed RSVD pins to NC
Removed references to resistors ROUT1 and ROUT2 from "Application Circuit" and "Line card Parts List"
Added a maximum VCC current limit of 0.5 A to the Absolute Maximum Ratings if the rise rate of VCC is greater than
0.4 V/µs.
Dedcreased the digital leakage allowed from 15 to 7 µA
Increased the stabdby power to 13 mW typical and 18 mW maximum
In Transmission Characteristics, Second Harmonic Distortion, added GR=0 dB; added D-A in Description field
Added a nominal spec on the chopper clock duty cycle
Added a note warning the user of 81 ns phase jumps on CHCLK and E1 when the master clock is a multiple of 1.544 MHz
Modified the power-up sequence
Changed maximum SLIC device output impedance for crosstalk measurements from 300 Ω to 5000 Ω on the Le58QL063
device
At QLSLAC Device Configuration table, changed Programmable I/O for Dual/Single from "Seven" to "Five I/O, Two Output"
At E1 Multiplex Operation, added "If EE1 is reset, MCLK/E1 is programmed as an input and should be connected to ground
if it is not connected to a clock source"
Clarified Interrupt section wording by adding a phrase
At Reset States, when E1 Multiplex state is turned off, added "(E1 is Hi-Z)"
Added green package OPNs to
Added
In
In
Added "Packing" column and Note 2 to
Modified GAISN specifications in
Enhanced format of package drawings in
Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007
Electrical Characteristics, on page
Microprocessor Interface, on page
Package Assembly, on page 12
Ordering Information, on page 1
Electrical Characteristics, on page
13, changed C
21, changed t17, t19, and t20 from 50 ns to 36 ns
Ordering Information, on page 1
Physical Dimensions, on page 88
Zarlink Semiconductor Inc.
I
and C
91
O
from 10 pF to 4 pF
13.