MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 295

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
15.3.5
When DACR[IMRS] is set, a bus cycle initializes the mode register. If the mode register setting is read on
A[10:0] of the SDRAM on the first bus cycle, the bit settings on the corresponding processor address pins
must be determined while being aware of masking requirements.
Table 15-30
Next, this information is mapped to an address to determine the hexadecimal value.
Although A[31:20] corresponds to the address programmed in DACR0, according to how DACR0 and
DMR0 are initialized, bit 19 must be set to hit in the SDRAM. Thus, before the mode register bit is set,
DMR0[19] must be set to enable masking.
15.3.6
The following assembly code initializes the SDRAM example.
Freescale Semiconductor
Setting
Setting
(hex)
(hex)
Field
Field
Mode Register Initialization
Initialization Code
lists the desired initialization setting:
31
15
30
14
Processor Pins
29
13
A20
A19
A18
A17
A10
A11
A12
A13
A14
A15
A9
Table 15-31. Mode Register Mapping to A[31:0]
28
12
Table 15-30. Mode Register Initialization
27
11
SDRAM Pins
26
10
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0000_100x_xxxx_xxxx
25
xxxx_xxxx_xxxx_000x
9
24
8
0000
0800
Mode Register Initialization
Reserved
Opmode
Opmode
CASL
CASL
CASL
23
7
WB
BT
BL
BL
BL
22
6
21
5
Synchronous DRAM Controller Module
20
4
X
0
0
0
0
0
1
0
0
0
0
19
3
18
2
17
1
16
V
0
15-23

Related parts for MCF5282CVM66