MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 540

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Queued Analog-to-Digital Converter (QADC)
28.2
28.3
This subsection describes the two modes of operation in which the QADC does not perform conversions
in a regular fashion:
28.3.1
The QDBG bit in the module configuration register (QADCMCR) governs behavior of the QADC when
the CPU enters background debug mode. When QDBG is clear, the QADC operates normally and is
unaffected by CPU background debug mode. See
(QADCMCR).
When QDBG is set and the CPU enters background debug mode, the QADC finishes any conversion in
progress and then freezes. This is QADC debug mode. Depending on when debug mode is entered, the
three possible queue freeze scenarios are:
28-2
Debug mode
Stop mode
When a queue is not executing, the QADC freezes immediately.
When a queue is executing, the QADC completes the current conversion and then freezes.
Block Diagram
Modes of Operation
Debug Mode
External
Triggers
MUX Address
Interface
Control
IPBUS
Digital
External
Figure 28-1. QADC Block Diagram
(18 with External MUXing)
Analog Input MUX
Command Words
8 Analog Channels
Signal Functions
64-Entry Queue
Conversion
and Digital
Section 28.6.1, “QADC Module Configuration Register
of 10-bit
(CCWs)
Reference
Inputs
Result Alignment
Analog-to-Digital
64-Entry Table
10-bit to 16-bit
Converter
of 10-bit
Results
10-bit
Analog Power
Inputs
Freescale Semiconductor

Related parts for MCF5282CVM66