MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 72

• Manufacturer Part Number: MCF5282CVM66
• Manufacturer: Freescale

Specifications of MCF5282CVM66

• Cpu Family: MCF528x
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 66MHz
• Interface Type: CAN/I2C/QSPI/UART
• Total Internal Ram Size: 64KB
• # I/os (max): 150
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 3.3V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: MA-BGA
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

ColdFire Core
This section includes the assumptions concerning the timing values and the execution time details.
2.3.5.1
For the timing data presented in this section, these assumptions apply:
2.3.5.2
Table 2-12
2-26
•
1. The OEP is loaded with the opword and all required extension words at the beginning of each
2. The OEP does not experience any sequence-related pipeline stalls. The most common example of
3. The OEP completes all memory accesses without any stall conditions caused by the memory itself.
4. All operand data accesses are aligned on the same byte boundary as the operand size; for example,
R/W is the number of operand reads (R) and writes (W) required by the instruction. An operation
performing a read-modify-write function is denoted as (1/1).
instruction execution. This implies that the OEP does not wait for the IFP to supply opwords and/or
extension words.
stall involves consecutive store operations, excluding the MOVEM instruction. For all STORE
operations (except MOVEM), certain hardware resources within the processor are marked as busy
for two clock cycles after the final decode and select/operand fetch cycle (DSOC) of the store
instruction. If a subsequent STORE instruction is encountered within this 2-cycle window, it is
stalled until the resource again becomes available. Thus, the maximum pipeline stall involving
consecutive STORE operations is two cycles. The MOVEM instruction uses a different set of
resources and this stall does not apply.
Thus, the timing details provided in this section assume that an infinite zero-wait state memory is
attached to the processor core.
16-bit operands aligned on 0-modulo-2 addresses, 32-bit operands aligned on 0-modulo-4
addresses.
The processor core decomposes misaligned operand references into a series of aligned accesses as
shown in
lists execution times for MOVE.{B,W} instructions;
Timing Assumptions
MOVE Instruction Execution Times
For all tables in this section, the execution time of any instruction using the
PC-relative effective addressing modes is the same for the comparable
An-relative mode.
Table
2-11.
address[1:0]
01 or 11
01 or 11
Table 2-11. Misaligned Operand References
10
Word
Long
Long
Size
NOTE
Operations
Word, Word
Byte, Word,
Byte, Byte
Byte
Bus
Table 2-13
1(0/1) if write
2(0/2) if write
1(0/1) if write
2(1/0) if read
3(2/0) if read
2(1/0) if read
Additional
C(R/W)
lists timings for MOVE.L.
Freescale Semiconductor