MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 649

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
30.5.3.3.7
The pipeline is flushed and refilled before normal instruction execution resumes. Prefetching begins at the
current address in the PC and at the current privilege level. If any register (such as the PC or SR) is altered
by a BDM command while the processor is halted, the updated value is used when prefetching resumes.
If a
Command Sequence:
Operand Data:
Result Data:
30.5.3.3.8
NOP
Command Formats:
Command Sequence:
Operand Data:
Result Data:
30.5.3.3.9
Reads the selected control register and returns the 32-bit result. Accesses to the processor/memory control
registers are always 32 bits wide, regardless of register width. The second and third words of the command
form a 32-bit address, which the debug module uses to generate a special bus cycle to access the specified
control register. The 12-bit Rc field is the same as that used by the MOVEC instruction.
Freescale Semiconductor
GO
performs no operation and may be used as a null command where required.
15
15
command is issued and the CPU is not halted, the command is ignored.
Resume Execution (
0x0
No Operation (
Read Control Register (
0x0
12
12
None
The command-complete response (0xFFFF) is returned during the next shift
operation.
None
The command-complete response, 0xFFFF (with S cleared), is returned during the
next shift operation.
11
11
NOP
Figure 30-32.
Figure 30-30.
Figure 30-31.
Figure 30-29.
)
GO
0xC
0x0
NOP
???
)
GO
???
RCREG
NOP
GO
NOP
GO
)
8
8
Command Sequence
Command Sequence
Command Format
Command Format
’CMD COMPLETE’
’CMD COMPLETE’
7
7
NEXT CMD
NEXT CMD
0x0
0x0
4
4
3
3
0x0
0x0
Debug Support
0
0
30-31

Related parts for MCF5282CVM66