MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 316

• Manufacturer Part Number: MCF5282CVM66
• Manufacturer: Freescale

Specifications of MCF5282CVM66

• Cpu Family: MCF528x
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 66MHz
• Interface Type: CAN/I2C/QSPI/UART
• Total Internal Ram Size: 64KB
• # I/os (max): 150
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 3.3V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: MA-BGA
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

Fast Ethernet Controller (FEC)
Table 17-2
Table 17-3
17-6
IPSBAR Offset
•
•
0x10EC
0x10C4
0x10E4
0x10E8
0x111C
0x114C
0x1004
0x1008
0x1010
0x1014
0x1024
0x1040
0x1044
0x1064
0x1084
0x1118
0x1120
0x1124
0x1144
0x1150
0x1180
0x1184
0x1188
Control/status registers
Event/statistic counters held in the MIB block
defines the top level memory map.
shows the FEC register memory map.
Interrupt Event Register (EIR)
Interrupt Mask Register (EIMR)
Receive Descriptor Active Register (RDAR)
Transmit Descriptor Active Register (TDAR)
Ethernet Control Register (ECR)
MII Management Frame Register (MMFR)
MII Speed Control Register (MSCR)
MIB Control/Status Register (MIBC)
Receive Control Register (RCR)
Transmit Control Register (TCR)
Physical Address Low Register (PALR)
Physical Address High Register (PAUR)
Opcode/Pause Duration (OPD)
Descriptor Individual Upper Address Register (IAUR)
Descriptor Individual Lower Address Register (IALR)
Descriptor Group Upper Address Register (GAUR)
Descriptor Group Lower Address Register (GALR)
Transmit FIFO Watermark (TFWR)
FIFO Receive Bound Register (FRBR)
FIFO Receive FIFO Start Register (FRSR)
Pointer to Receive Descriptor Ring (ERDSR)
Pointer to Transmit Descriptor Ring (ETDSR)
Maximum Receive Buffer Size (EMRBR)
IPSBAR + 0x1000 – 11FF
IPSBAR + 0x1200 – 12FF
Address
Table 17-3. FEC Register Memory Map
Register
Table 17-2. Module Memory Map
Control/Status Registers
MIB Block Counters
Width
Function
(bits)
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
32
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
0x05EE_0001
0xF000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0600
0x0000_0500
Reset Value
See Section
See Section
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Undefined
Freescale Semiconductor
Section/Page
17.4.10/17-16
17.4.11/17-17
17.4.12/17-18
17.4.13/17-19
17.4.14/17-19
17.4.15/17-20
17.4.16/17-20
17.4.17/17-21
17.4.18/17-21
17.4.19/17-22
17.4.20/17-22
17.4.21/17-23
17.4.22/17-23
17.4.23/17-24
17.4.24/17-24
17.4.3/17-10
17.4.4/17-11
17.4.5/17-12
17.4.6/17-12
17.4.7/17-13
17.4.8/17-15
17.4.9/17-16
17.4.2/17-9