MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 84

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Enhanced Multiply-Accumulate Unit (EMAC)
The and operator enables the MASK use and causes bit 5 of the extension word to be set. The exact
algorithm for the use of MASK is:
if extension word, bit [5] = 1, the MASK bit, then
Here, oa is the calculated operand address and se_d16 is a sign-extended 16-bit displacement. For
auto-addressing modes of post-increment and pre-decrement, the updated An value calculation is also
shown.
Use of the post-increment addressing mode, {(An)+} with the MASK is suggested for circular queue
implementations.
3.2.3
The accumulator registers store 32-bits of the MAC operation result. The accumulator extension registers
form the entire 48-bit result.
3-6
31–16
MASK
Field
15–0
Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BDM: 0x805 (MASK)
if <ea> = (An)
if <ea> = (An)+
if <ea> =-(An)
if <ea> = (d16,An)
W
R 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Accumulator Registers (ACC0–3)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Reserved, must be set.
Performs a simple AND with the operand address for MAC instructions.
oa
oa
An = (An + 4) and
oa
An = (An - 4) and
oa
=
=
= (An - 4) and
= (An + se_d16) and
An and
An
Table 3-4. MASK Field Descriptions
Figure 3-3. Mask Register (MASK)
{0xFFFF, MASK}
{0xFFFF, MASK}
{0xFFFF, MASK}
{0xFFFF, MASK}
{0xFFFF0x, MASK}
Description
MASK
8
7
Access: User read/write
6
Freescale Semiconductor
5
BDM read/write
4
3
2
1
0

Related parts for MCF5282CVM66