ATxmega64D3 Atmel Corporation, ATxmega64D3 Datasheet - Page 80

• Manufacturer Part Number: ATxmega64D3
• Manufacturer: Atmel Corporation

Specifications of ATxmega64D3

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 50
• Ext Interrupts: 50
• Usb Speed: No
• Usb Interface: No
• Spi: 5
• Twi (i2c): 2
• Uart: 3
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 200
• Analog Comparators: 2
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 18
• Input Capture Channels: 18
• Pwm Channels: 18
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

8. Reset System
8.1
8.2
8210B–AVR–04/10
Features
Overview
•
•
•
•
•
•
The Reset System will issue a system reset and set the device to its initial state if a reset source
goes active. All IO registers will be set to their initial value, and the program counter is reset to
the Reset Vector location. The reset controller is asynchronous, hence no running clock is
required to reset the device.
XMEGA has seven different reset sources. If more than one reset source is active, the device
will be kept in reset until all reset sources have released their reset. After reset is released from
all reset sources, the default oscillator is started and calibrated before the internal reset is
released and the device starts running.
The reset system has a status register with individual flags for each reset source. The Status
register is cleared at Power-on Reset, hence this register will show which source(s) that has
issued a reset since the last power-on. A software reset feature makes it possible to issue a sys-
tem reset from the user software.
An overview of the reset system is shown in
Power-on reset source
Brown-out reset source
Software reset source
External reset source
Watchdog reset source
Program and Debug Interface reset source
Figure 8-1 on page
81.
XMEGA D
80