SAM7S16 Atmel Corporation, SAM7S16 Datasheet - Page 481

• Manufacturer Part Number: SAM7S16
• Manufacturer: Atmel Corporation

Specifications of SAM7S16

• Flash (kbytes): 16 Kbytes
• Pin Count: 48
• Max. Operating Frequency: 55 MHz
• Cpu: ARM7TDMI
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 21
• Ext Interrupts: 21
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Uart: 2
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 4
• Self Program Memory: NO
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

6175L–ATARM–28-Jul-11
Figure 34-4. Non Overlapped Center Aligned Waveforms
Note:
• the waveform duty cycle. This channel parameter is defined in the CDTY field of the
• the waveform polarity. At the beginning of the period, the signal can be at high or low level.
• the waveform alignment. The output waveform can be left or center aligned. Center aligned
By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,
respectively:
(
-------------------------------------------- -
If the waveform is center aligned then the output waveform period depends on the counter
source clock and can be calculated:
By using the Master Clock (MCK) divided by an X given prescaler value
(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will
be:
(
--------------------------------------------
By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,
respectively:
(
-------------------------------------------------------
PWM_CDTYx register.
If the waveform is left aligned then:
If the waveform is center aligned, then:
This property is defined in the CPOL field of the PWM_CMRx register. By default the signal
starts by a low level.
waveforms can be used to generate non overlapped waveforms. This property is defined in
the CALG field of the PWM_CMRx register. The default mode is left aligned.
CRPD
2
2
PWM0
PWM1
duty cycle
duty cycle
×
×
X
CPRD
See
MCK
MCK
×
MCK
×
CPRD
Figure 34-5 on page 483
DIVA
×
=
=
DIVA
No overlap
)
)
(
------------------------------------------------------------------------------------------------------------- -
(
-------------------------------------------------------------------------------------------------------------------------------- -
period 1
(
or
period
)
(
------------------------------------------------ -
CRPD
or
Period
(
-------------------------------------------------------
–
2
⁄
MCK
×
×
2
⁄
CPRD
) 1
DIVAB
fchannel_x_clock
–
MCK
for a detailed description of center aligned waveforms.
period
⁄
(
×
period
)
fchannel_x_clock
DIVB
)
⁄
2
)
×
CDTY
×
CDTY
)
) )
SAM7S Series
481