ADUC832 Analog Devices, ADUC832 Datasheet - Page 64

• Manufacturer Part Number: ADUC832
• Description: Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 62kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DAC
• Manufacturer: Analog Devices

Specifications of ADUC832

• Mcu Core: 8052
• Mcu Speed (mips): 1.3
• Sram (bytes): 2304Bytes
• Gpio Pins: 34
• Adc # Channels: 8
• Other: PWM

ADuC832
WATCHDOG TIMER
The purpose of the watchdog timer is to generate a device reset
or interrupt within a reasonable amount of time if the ADuC832
enters an erroneous state, possibly due to a programming error
or electrical noise. The watchdog function can be disabled by
clearing the watchdog enable (WDE) bit in the watchdog
control (WDCON) SFR. When enabled, the watchdog circuit
generates a system reset or interrupt (WDS) if the user program
fails to set the watchdog (WDE) bit within a predetermined
amount of time (see the PRE[3:0] bits in WDCON). The
watchdog timer itself is a 16-bit counter that is clocked directly
from the 32.768 kHz external crystal. The watchdog timeout
interval can be adjusted via the PRE[3:0] bits in WDCON. Full
control and status of the watchdog timer function can be con-
Table 32. WDCON SFR Bit Designations
Bit
[7:4]
[3]
[2]
[1]
[0]
Example Write Instruction
CLR
SETB
MOV
SETB
Name
PRE[3:0]
WDIR
WDS
WDE
WDWR
EA
WDWR
WDCON,
EA
Watchdog timer prescale bits.
The watchdog timeout period is given by the following equation:
where 0 ≤ PRE ≤ 7 and f
PRE3
0
0
0
0
0
0
0
0
1
PRE[3:0] > 1000 = reserved.
Watchdog interrupt response enable bit.
If this bit is set by the user, the watchdog generates an interrupt response instead of a system reset when the watchdog
timeout period has expired. This interrupt is not disabled by the CLR EA instruction and it is also a fixed, high priority
interrupt. If the watchdog is not being used to monitor the system, it can alternatively be used as a timer. The prescaler is
used to set the timeout period in which an interrupt is generated.
Watchdog status bit.
Set by the watchdog controller to indicate that a watchdog timeout has occurred.
Cleared by writing a 0 or by an external hardware reset. It is not cleared by a watchdog reset.
Watchdog enable bit.
Set by user to enable the watchdog and clear its counters. If this bit is not set by the user within the watchdog timeout
period, the watchdog generates a reset or interrupt, depending on WDIR.
Cleared under the following conditions: user writes 0, watchdog reset (WDIR = 0), hardware reset, or PSM interrupt.
Watchdog write enable bit.
To write data into the WDCON SFR involves a double instruction sequence. The WDWR bit must be set and the very next
instruction must be a write instruction to the WDCON SFR. See the Example Write Instruction section.
Description
t
WD
= (2
PRE
PRE2
0
0
0
0
1
1
1
1
0
× (2
#72H
9
/f
XTAL
XTAL
)).
= 32.768 kHz).
PRE1
0
0
1
1
0
0
1
1
0
;disable interrupts while writing
;to WDT
;allow write to WDCON
;enable WDT for 2.0 sec timeout
;enable interrupts again (if rqd)
Rev. A | Page 64 of 92
PRE0
0
1
0
1
0
1
0
1
0
trolled via the watchdog timer control SFR (WDCON). The
WDCON SFR can only be written by user software if the double
write sequence described in the WDWR description (see Table 32)
is initiated on every write access to the WDCON SFR.
WDCON (Watchdog Timer Control Register)
SFR Address:
Power-On Default Value:
Bit Addressable:
Timeout Period (ms)
15.6
31.2
62.5
125
250
500
1000
2000
0.0
C0H
10H
Yes
Action
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Immediate Reset