X98014L128-3.3-Z Intersil, X98014L128-3.3-Z Datasheet
X98014L128-3.3-Z
Specifications of X98014L128-3.3-Z
Available stocks
Related parts for X98014L128-3.3-Z
X98014L128-3.3-Z Summary of contents
Page 1
... All other trademarks mentioned are the property of their respective owners. X98014 FN8217.3 to 1.4V video input range p-p @ 140MSPS RGB/YUV OUT x3 HSYNC OUT VSYNC OUT HS OUT PIXELCLK OUT Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved ...
Page 2
... PART NUMBER X98014L128-3.3 X98014L-3.3 X98014L128-3.3-Z (See Note) X98014L-3.3Z NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 3
Absolute Maximum Ratings Voltage (referenced to GND =GND =GND ) . . . . . . . . . . . . . . . . . . . 4.0V ...
Page 4
Electrical Specifications Specifications apply for V unless otherwise noted (Continued) SYMBOL PARAMETER Input capacitance DIGITAL INPUT CHARACTERISTICS (SDA, SADDR, CLOCKINV V Input HIGH Voltage IH V Input LOW Voltage IL I Input leakage current Input capacitance SCHMITT DIGITAL INPUT CHARACTERISTICS ...
Page 5
Electrical Specifications Specifications apply for V unless otherwise noted (Continued) SYMBOL PARAMETER t DATA valid before rising edge of DATACLK 15pF DATACLK load, 15pF DATA load SETUP t DATA valid after rising edge of DATACLK HOLD AC TIMING CHARACTERISTICS (2 ...
Page 6
HSYNC IN Analog P P Video DATACLK [7: [7: OUT Th HSYNC d The HSYNC edge (programmable leading or trailing) that the DPLL is ...
Page 7
The HSYNC edge (programmable leading or trailing) that the DPLL is locked to. HSYNC The sampling phase setting determines its relative position to the rest of the AFE’s output signals IN t HSYNCin-to-HSout Analog Video In 0 ...
Page 8
Pinout ...
Page 9
Pin Descriptions SYMBOL PIN Analog input. Red channel 1. DC couple or AC couple through 0.1µ Analog input. Green channel 1. DC couple or AC couple through 0.1µ Analog ...
Page 10
Pin Descriptions (Continued) SYMBOL PIN HS 125 3.3V digital output. HSYNC output aligned with pixel data. Use this output to frame the digital output data. OUT This output is always purely horizontal sync (without any composite sync signals) VS 126 ...
Page 11
Register Listing ADDRESS REGISTER (DEFAULT VALUE) 0x01 SYNC Status (read only) 0x02 SYNC Polarity (read only) 0x03 HSYNC Slicer (0x44) 0x04 SOG Slicer (0x08) 11 X98014 BIT(s) FUNCTION NAME 0 HSYNC1 Active 0: HSYNC1 is Inactive 1: HSYNC1 is Active ...
Page 12
Register Listing (Continued) ADDRESS REGISTER (DEFAULT VALUE) 0x05 Input configuration (0x00) 0x06 Red Gain (0x55) 0x07 Green Gain (0x55) 0x08 Blue Gain (0x55) 0x09 Red Offset (0x80) 0x0A Green Offset (0x80) 0x0B Blue Offset (0x80) 0x0C Offset DAC Configuration (0x00) ...
Page 13
Register Listing (Continued) ADDRESS REGISTER (DEFAULT VALUE) 0x0D AFE Bandwidth (0x0E) 0x0E PLL Htotal MSB (0x03) 0x0F PLL Htotal LSB (0x20) 0x10 PLL Sampling Phase (0x00) 0x11 PLL Pre-coast (0x08) 0x12 PLL Post-coast (0x00) 0x13 PLL Misc (0x00) 0x14 DC ...
Page 14
Register Listing (Continued) ADDRESS REGISTER (DEFAULT VALUE) 0x17 ABLC™ Configuration (0x40) 0x18 Output Format (0x00) 0x19 HSOUT Width (0x10) 0x1A Output Signal Disable (0x00) 14 X98014 BIT(s) FUNCTION NAME 0 ABLC™ disable 0: ABLC™ enabled (default) 1: ABLC™ disabled 1 ...
Page 15
Register Listing (Continued) ADDRESS REGISTER (DEFAULT VALUE) 0x1B Power Control (0x00) 0x1C Reserved (0x47) 0x23 DC Restore Clamp (0x08) Technical Highlights The X98014 provides all the features of traditional triple channel video AFEs, but adds several next-generation enhancements, bringing performance ...
Page 16
Offset can drift significantly over 50°C, reducing image quality and requiring that the user do a manual calibration once the monitor has warmed up. In addition to drift, many AFEs exhibit interaction between the offset and gain controls. When the ...
Page 17
Input Coupling Inputs can be either AC-coupled (default) or DC-coupled (see register 0x05[1]). AC coupling is usually preferred since it allows video signals with substantial DC offsets to be accurately digitized. The X98014 provides a complete internal DC-restore function, including ...
Page 18
ACTIVITY 0x01[6:0] & POLARITY 0x02[5:0] DETECT HSYNC1 HSYNC 1 SLICER IN 0x03[2:0] VSYNC 1 IN SOG SLICER SOG 1 IN 0x1C HSYNC2 HSYNC 2 SLICER IN 0x03[6:4] VSYNC 2 IN SOG SLICER SOG 2 IN 0x1C CLOCKINV IN XTAL IN ...
Page 19
Table 3 shows the corner frequency for different register settings. TABLE 3. BANDWIDTH CONTROL 0x0D[3:0] VALUE (LSB = “x” = “don’t care”) AFE BANDWIDTH 000x 001x 010x 011x 100x 101x 110x 111x Register 0x0D[7:4] controls a programmable zero, allowing high ...
Page 20
TABLE 5. OFFSET DAC RANGE AND OFFSET DAC ADJUSTMENT OFFSET DAC 10 BIT RANGE OFFSET DAC 0x0C[0] RESOLUTION 0 0.25 ADC LSBs (0.68mV) 1 0.125 ADC LSBs (0.34mV) 0 0.25 ADC LSBs (0.68mV) 1 0.125 ADC LSBs (0.34mV) Clock Generation ...
Page 21
HSYNC VSYNC SOG DETECT DETECT DETECT HSYNC and VSYNC Activity Detect Activity on these bits always indicates valid sync pulses, so they should have the ...
Page 22
HSYNC OUT HSYNC is an unmodified, buffered version of the OUT incoming HSYNC or SOG signal of the selected IN IN channel, with the incoming signal’s period, polarity, and width to aid in mode detection. HSYNC format as the incoming ...
Page 23
... PCB+ layout and the loading on the databus. The way to control this is to put series resistors on the output of all the digital pins. These resistor values should be adjusted to optimize signal quality on the bus. Intersil recommends starting with 22Ω and adjusting as necessary for the particular PCB layout and device loading. ...
Page 24
... The RESET pin does not need to be used in normal operation and can be tied high. Rare CSYNC Considerations Intersil has discovered one anomaly in its sync separator function. If the CSYNC signal shown in Figure 11 is present on the HSYNC input, and the sync source is set to CSYNC ...
Page 25
Conditions required: negative polarity VSYNC, with no serrations, and t HSYNC IN FIGURE 11. CSYNC ON HSYNC THAT MAY CAUSE SPORADIC IMAGE SHIFTS This is a rarely used composite sync format; in most applications it will never be encountered. However ...
Page 26
SCL SDA Start FIGURE 12. VALID START AND STOP CONDITIONS SCL from Host 1 Data Output from Transmitter Data Output from Receiver Start FIGURE 13. ACKNOWLEDGE RESPONSE FROM RECEIVER SCL SDA Data Stable FIGURE 14. VALID DATA CHANGES ON THE ...
Page 27
START Command X98014 Serial Bus Address (Repeat if desired) STOP Command S T Serial Bus Register A Signals from Address Address R the Host T ...
Page 28
START Command X98014 Serial Bus Address START Command X98014 Serial Bus Address (Repeat if desired) STOP Command S T Serial ...
Page 29
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...