KSZ8841-16 Micrel Semiconductor, KSZ8841-16 Datasheet - Page 10

no-image

KSZ8841-16

Manufacturer Part Number
KSZ8841-16
Description
Single-port Ethernet Mac Controller With Non-pci Interface
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8841-16
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MBL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Part Number:
KSZ8841-16MQL A6
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL1
Manufacturer:
MIT
Quantity:
2 382
Part Number:
KSZ8841-16MVL1
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MVLI
Manufacturer:
MICREL
Quantity:
441
Part Number:
KSZ8841-16MVLI-TR
0
Pin Description for KSZ8841-16 Chip (8/16-Bit)
November 2005
Micrel Confidential
Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Pin Name
TEST_EN
SCAN_EN
P1LED2
P1LED1
P1LED0
NC
NC
NC
DGND
VDDIO
RDYRTNN
BCLK
NC
PMEN
SRDYN
I
Opu
Opu
Opu
Gnd
P
Type
I
Opu
Opu
Opu
Ipd
Ipd
Ipu
Opu
Opu
Test Enable
For normal operation, pull-down this pin to ground.
Scan Test Scan Mux Enable
For normal operation, pull-down this pin to ground.
Port 1 LED indicators
Notes:
1. Link = On; Activity = Blink; Link/Act = On/Blink; Full Dup/Col = On/Blink;
Full Duplex = On (Full duplex); Off (Half duplex)
Speed = On (100BASE-T); Off (10BASE-T)
2. P1LED3 is pin 27.
No Connect.
No Connect.
No Connect.
Digital ground
3.3V digital V
For VLBus-like mode: Asserted by the host to complete synchronous read cycles. If
the host doesn’t connect to this pin, assert this pin.
For burst mode (32-bit interface only): Host drives this pin low to signal waiting
states.
Bus Interface Clock
Local bus clock for synchronous bus systems. Maximum frequency is 50MHz.
This pin should be tied Low or unconnected if it is in asynchronous mode.
No Connect.
Power Management Event Not
When asserted (Low), this signal indicates that a power management event has
occurred in the system when a wake-up signal is detected by KSZ8841M.
Synchronous Ready Not
Pin Function
Ready Return Not:
P1LED3
P1LED2
P1LED1
P1LED0
P1LED3
P1LED2
P1LED1
P1LED0
2
2
10
DDIO
input power supply for IO with well decoupling capacitors.
1
defined as follows:
Chip Global Control Register: CGCR
bit [15,9]
[0,0] Default
Link/Act
Full duplex/Col
Speed
Reg. CGCR bit [15,9]
[1,0]
Act
Link
Full duplex/Col
Speed
[0,1]
100Link/Act
10Link/Act
Full duplex
[1,1]
KSZ8841-16/32 MQL/MVL
Rev 1.3

Related parts for KSZ8841-16