KSZ8841-16 Micrel Semiconductor, KSZ8841-16 Datasheet - Page 82

no-image

KSZ8841-16

Manufacturer Part Number
KSZ8841-16
Description
Single-port Ethernet Mac Controller With Non-pci Interface
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8841-16
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MBL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MBLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MQL
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Company:
Part Number:
KSZ8841-16MQL
Quantity:
31
Part Number:
KSZ8841-16MQL A6
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8841-16MVL1
Manufacturer:
MIT
Quantity:
2 382
Part Number:
KSZ8841-16MVL1
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
KSZ8841-16MVLI
Manufacturer:
MICREL
Quantity:
441
Part Number:
KSZ8841-16MVLI-TR
0
Timing Specifications
Asyn
November 2005
Micrel Confidential
chronous Timing without using Address Strobe (ADSN = 0)
Symbol
Note1: When CPU finished current Read or Write operat
AR
the ARDY
Addr, AEN, BExN
t10
DY is low. During Read or Write peration if t
t1
t2
t3
t4
t5
t6
t7
t8
t9
(Read Cyc
( Write Cycle)
RDN, W
Write Data
Read Data
returns to high.
Parameter
A1-A15, AEN, BExN[3:0] valid to RDN, WRN active
A1-A15, AEN, BExN[3:0] hold after RDN, WRN
inactive (assume ADSN tied Low
Read data valid to ARDY rising
Read data to hold R N inactive
Write data setup to WRN inactive
Write data hold after WRN inactive
Read active to ARD
Write inactive to ARDY Low
ARDY low (wait time) in read cycle (Note1)
(It is 0ns to read bank select register)
(It is 110ns to read
(It is 0ns to write ba
(It is 85ns to write Q
ARDY low (wait time) in write cycle (Note1)
ADSN
ARDY
ARDY
RN
le)
Table 16. Asynchronous Cycle (ADSN = 0) Timing Parameters
Fig
QMU
ure 1
nk s
Y Low
D
MU
o
elect reg
data reg
2. Asy
data re
t
nchronous C
1
he ADRY is low, the CPU has to keep the DN
gister)
ister)
ister)
)
82
t7
ion, it can do next Read or Write operation even the
t9
valid
ycle – ADSN = 0
t3
t5
valid
Min
2
1
4
4
2
0
0
valid
Typ
t2
t6
t4
110
t8
85
R
t10
Max
/WRN lo
0.8
8
8
KSZ8841-16/32 MQL/MVL
w until
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Rev 1.3

Related parts for KSZ8841-16