mcf5407 Freescale Semiconductor, Inc, mcf5407 Datasheet - Page 494

no-image

mcf5407

Manufacturer Part Number
mcf5407
Description
Mcf5407 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5407AI162
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mcf5407AI162
Manufacturer:
FREESCAL
Quantity:
132
Part Number:
mcf5407AI162
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5407AI162
Manufacturer:
ALTERA
0
Part Number:
mcf5407AI220
Manufacturer:
freescaie
Quantity:
6
Part Number:
mcf5407AI220
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mcf5407AI220
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mcf5407AI220
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5407AI220
Manufacturer:
NXP
Quantity:
25
Part Number:
mcf5407CAI162
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2
3
I
20.7 I
Table 20-11 lists specifications for the I
Table 20-12 lists specifications for the I
Figure 20-18.
I1
I2
I3
I4
I5
I6
I7
I8
I9
Figure 20-18 shows timing for the values in Table 20-11 and Table 20-12.
20-18
2
Num
C Input/Output Timing Specifications
1
1
Programming IFDR with the maximum frequency (IFDR = 0x20) results in the minimum output timings listed
here. The I
period. The actual position is affected by the prescale and division values programmed in IFDR.
Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time
SCL or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
Specified at a nominal 50-pF load.
2
1
3
1
1
1
1
I1
I2
I3
I4
I5
I6
I7
I8
I9
Num
Table 20-12. I
Start condition hold time
Clock low period
SCL/SDA rise time (V
Data hold time
SCL/SDA fall time (V
Clock high time
Data setup time
Start condition setup time (for repeated start condition only)
Stop condition setup time
Table 20-11. I
2
2
C interface is designed to scale the data transition time, moving it to the middle of the SCL low
Start condition hold time
Clock low period
SCL/SDA rise time (V
Data hold time
SCL/SDA fall time (V
Clock high time
Data setup time
Start condition setup time (for repeated start condition only)
Stop condition setup time
C Input/Output Timing Specifications
2
2
C Output Timing Specifications between SCL and SDA
IH
C Input Timing Specifications between SCL and SDA
IL
= 2.4 V to V
= 0.5 V to V
IH
IL
Characteristic
= 2.4 V to V
= 0.5 V to V
Characteristic
IL
IH
MCF5407 User’s Manual
= 0.5 V)
= 2.4 V)
IL
IH
2
= 0.5 V)
= 2.4 V)
C input timing parameters shown in Figure 20-18.
2
C output timing parameters shown in
Note 2
54 MHz CLKIN
Min
54 MHz CLKIN
10
10
20
10
Min
6
7
2
2
8
0
4
0
2
2
Note 2
Max
Max
1
1
3
Bus clocks
Bus clocks
Bus clocks
Bus clocks
Bus clocks
Units
Bus clocks
Bus clocks
Bus clocks
Bus clocks
Bus clocks
Bus clocks
Bus clocks
mS
mS
nS
nS
Units
nS

Related parts for mcf5407