mt48lc4m32b2tg-7-it Micron Semiconductor Products, mt48lc4m32b2tg-7-it Datasheet - Page 30

no-image

mt48lc4m32b2tg-7-it

Manufacturer Part Number
mt48lc4m32b2tg-7-it
Description
128mb X32 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
Figure 21:
Figure 22:
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_2.fm - Rev. K 9/07 EN
WRITE-to-PRECHARGE
Terminating a WRITE Burst
Notes:
Notes:
COMMAND
COMMAND
1. DQM could remain LOW in this example if the WRITE burst is a fixed length of two.
Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE
command. When truncating a WRITE burst, the input data applied coincident with the
BURST TERMINATE command will be ignored. The last data written (provided that
DQM is LOW at that time) will be the input data applied one clock previous to the
BURST TERMINATE command. This is shown in Figure 22, where data n is the last
desired data element of a longer burst.
COMMAND
1. DQMs are LOW.
t
t
WR = 1 CLK (
WR = 2 CLK (when
ADDRESS
ADDRESS
ADDRESS
DQM
DQM
CLK
CLK
DQ
DQ
DQ
t
CK >
BANK a,
BANK a,
BANK,
WRITE
WRITE
WRITE
COL n
COL n
COL n
D
D
D
T0
T0
n
n
n
IN
IN
IN
t
t
WR)
WR >
TERMINATE
BURST
t
n + 1
n + 1
NOP
CK)
NOP
T1
D
D
T1
IN
IN
t
WR
DON’T CARE
PRECHARGE
COMMAND
(ADDRESS)
(a or all)
(DATA)
BANK
NOP
T2
T2
NEXT
t
WR
30
PRECHARGE
(a or all)
BANK
T3
NOP
t RP
Micron Technology, Inc., reserves the right to change products or specifications without notice.
NOP
NOP
T4
t RP
BANK a,
ACTIVE
ROW
NOP
T5
DON’T CARE
BANK a,
ACTIVE
ROW
NOP
T6
©2001 Micron Technology, Inc. All rights reserved.
128Mb: x32 SDRAM
Register Definition

Related parts for mt48lc4m32b2tg-7-it