mt48lc4m32b2tg-7-it Micron Semiconductor Products, mt48lc4m32b2tg-7-it Datasheet - Page 50

no-image

mt48lc4m32b2tg-7-it

Manufacturer Part Number
mt48lc4m32b2tg-7-it
Description
128mb X32 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
Figure 34:
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_2.fm - Rev. K 9/07 EN
COMMAND
A0-A9, A11
Precharge all
BA0, BA1
DQM 0-3
active banks
CLK
CKE
A10
DQ
Power-Down Mode
t CMS
High-Z
t CKS
t AS
SINGLE BANK
PRECHARGE
ALL BANKS
BANK(S)
Notes:
T0
t CMH
t CKH
t AH
Two clock cycles
1. Violating refresh requirements during power-down may result in a loss of data.
All banks idle, enter
power-down mode
t CK
T1
NOP
t CKS
t CL
T2
NOP
Input buffers gated off while in
power-down mode
t CH
50
Exit power-down mode
(
(
(
(
(
(
)
)
)
(
)
(
)
(
(
(
)
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
)
(
)
(
)
(
)
(
)
(
)
)
(
)
)
)
)
)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
(
(
)
)
)
t CKS
Tn + 1
NOP
All banks idle
©2001 Micron Technology, Inc. All rights reserved.
128Mb: x32 SDRAM
Timing Diagrams
Tn + 2
ACTIVE
ROW
ROW
BANK
DON’T CARE
UNDEFINED

Related parts for mt48lc4m32b2tg-7-it