mt48lc4m32b2tg-7-it Micron Semiconductor Products, mt48lc4m32b2tg-7-it Datasheet - Page 52

no-image

mt48lc4m32b2tg-7-it

Manufacturer Part Number
mt48lc4m32b2tg-7-it
Description
128mb X32 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
Figure 36:
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_2.fm - Rev. K 9/07 EN
A0–A9, A11
Auto Refresh Mode
COMMAND
BA0, BA1
DQM 0-3
Notes:
A10
CKE
CLK
DQ
Precharge all
High-Z
t CKS
active banks
t CMS
t AS
SINGLE BANK
PRECHARGE
ALL BANKS
BANK(S)
T0
1.
t AH
t CKH
t CMH
t CK
t
commands must be applied on each positive clock edge during
RFC must not be interrupted by any executable command; COMMAND INHIBIT or NOP
t RP
T1
NOP
T2
REFRESH
AUTO
t CH
t RFC
52
NOP
(
(
(
(
)
(
)
(
)
(
)
(
(
)
(
)
)
)
)
(
(
(
)
)
)
(
(
(
(
(
(
)
(
)
(
)
)
)
)
)
)
(
(
)
(
(
(
)
)
)
)
(
(
(
)
(
)
(
(
)
)
)
)
)
NOP
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t CL
Tn + 1
REFRESH
AUTO
t RFC
NOP
DON’T CARE
(
(
(
(
(
(
)
(
)
(
(
)
(
)
)
(
)
(
)
)
)
)
)
(
(
)
)
(
(
(
(
(
)
(
)
(
(
)
(
)
)
(
(
)
(
)
)
)
)
)
)
(
)
(
)
)
NOP
t
©2001 Micron Technology, Inc. All rights reserved.
128Mb: x32 SDRAM
To + 1
RFC.
ACTIVE
ROW
ROW
BANK
Timing Diagrams
UNDEFINED

Related parts for mt48lc4m32b2tg-7-it