mc68hc08qa24 Freescale Semiconductor, Inc, mc68hc08qa24 Datasheet - Page 239

no-image

mc68hc08qa24

Manufacturer Part Number
mc68hc08qa24
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
17.9.5 SCI Status Register 2
MC68HC08QA24
Freescale Semiconductor
Address:
SCI status register 2 contains flags to signal two conditions:
BKF — Break Flag Bit
RPF — Reception-in-Progress Flag Bit
Reset:
Read:
Write:
1. Break character detected
2. Incoming data
This clearable, read-only bit is set when the SCI detects a break
character on the PTE1/RxD pin. In SCS1, the FE and SCRF bits are
also set. In 9-bit character transmissions, the R8 bit in SCC3 is
cleared. BKF does not generate a CPU interrupt request. Clear BKF
by reading SCS2 with BKF set and then reading the SCDR. Once
cleared, BKF can become set again only after logic 1s again appear
on the PTE1/RxD pin followed by another break character. Reset
clears the BKF bit.
This read-only bit is set when the receiver detects a logic 0 during the
RT1 time period of the start bit search. RPF does not generate an
interrupt request. RPF is reset after the receiver detects false start
bits, usually from noise or a baud rate mismatch or when the receiver
detects an idle character. Polling RPF before disabling the SCI
module or entering stop mode can show whether a reception is in
progress.
1 = Break character detected
0 = No break character detected
1 = Reception in progress
0 = No reception in progress
Serial Communications Interface (SCI)
$0017
Bit 7
R
R
0
0
Figure 17-12. SCI Status Register 2 (SCS2)
= Reserved
R
6
0
0
R
5
0
0
R
4
0
0
Serial Communications Interface (SCI)
R
3
0
0
R
2
0
0
BKF
R
1
0
Technical Data
Bit 0
RPF
R
0
237

Related parts for mc68hc08qa24