pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 19

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Frame Aligner
User’s Manual
Hardware Description
Common master clock reference for E1 and T1/J1
(any frequency within 1.02 and 20 MHz)
Power-down function
Support of automatic protection switching
Dual-rail or single-rail digital inputs and outputs
Unipolar NRZ or CMI for interfacing fiber-optical transmission routes
Selectable line codes (E1: HDB3, AMI/T1: B8ZS, AMI with ZCS)
Loss-of-signal indication with programmable thresholds according to ITU-T G.775,
ETS300233 (E1) and ANSI T1.403 (T1/J1)
Optional data stream muting upon LOS detection
Programmable receive slicer threshold
Clock generator for jitter-free system/transmit clocks per channel
Local loop and remote loop for diagnostic purposes
Low power device
Single power supply (3.3 V) or dual power supply (3.3 V and 1.8 V)
Frame alignment/synthesis for 2048 kbit/s according to ITU-T G.704 (E1) and for
1544 kbit/s according to ITU-T G.704 and JT G.704 (T1/J1)
Programmable frame formats:
E1: Doubleframe, CRC multiframe (E1)
T1: 4-frame multiframe (F4,FT), 12-frame multiframe (F12, D3/4), extended
superframe (F24, ESF), remote switch mode (F72, SLC96)
Selectable conditions for recover/loss of frame alignment
(T1/J1)
Alarm and performance monitoring per second
16 bit counter for CRC-errors, framing errors, code violations, error monitoring via
E-bit and SA6-bit (E1), errored blocks, PRBS bit errors
Insertion and extraction of alarm indication signals (AIS, remote/yellow alarm,…)
Remote alarm generation/checking according to ITU JT-G.704 in ESF-format (J1)
IDLE code insertion for selectable channels
Single-bit defect insertion
Flexible system clock frequency for receiver and transmitter
Supports programmable system data rates with independent receive/transmit shifts:
E1: 2.048, 4.096, 8.192 and 16.384 Mbit/s (according to H.100/H.110 bus)
T1/J1: 2.048, 4.096, 8.192, 16.384 Mbit/s and 1.544, 3.088, 6.176, 12.352 Mbit/s
Elastic store for receive and transmit route clock wander and jitter compensation;
controlled slip capability and slip indication
19
(E1)
DS1.1, 2003-10-23
PEF 2256 H/E
(E1)
Introduction
(J1)
FALC
®
56

Related parts for pef2256e