pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 81

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Because the CAS controller is working on the PCM highway side of the receive buffer,
slips disturb the CAS data.
Figure 24
4.1.15.5 Channel Associated Signaling CAS (E1, µP access mode)
The signaling information is carried in time slot 16 (TS16). Receive data is stored in
registers RS(16:1) aligned to the CAS multiframe boundary. The signaling controller
samples the bit stream either on the receive line side or if external signaling is enabled
on the receive system side.
The signaling procedure is done as it is described in ITU-T G.704 and G.732.
The main functions are:
Updating of the received signaling information is controlled by the freeze signaling
status. The freeze signaling status is automatically activated if a loss-of-signal
(FRS0.LOS = 1), or a loss of CAS multiframe alignment (FRS1.TSL16LFA = 1) or a
receive slip occurs. The current freeze status is output on port FREEZE (RP(A:D)) and
indicated by register SIS.SFS. Optionally automatic freeze signaling can be disabled by
setting bit SIC3.DAF. If SIS.SFS is active, updating of the registers RS(16:1) is disabled.
To relieve the µP load from always reading the complete RS(16:1) buffer every 2 ms the
FALC
User’s Manual
Hardware Description
Synchronization to a CAS multiframe
Detection of AIS and remote alarm in CAS multiframes
Separation of CAS service bits X1 to X3
Storing of received signaling data in registers RS(16:1) with last look capability
SYPR
SCLKR
RDO
RSIG
®
56 notifies the µP through interrupt ISR0.CASC only when signaling changes
T
FAS
NFAS
ABCD
0000XYXX
4 5 6 7
A B C D
2.048 MHz Receive Signaling Highway (E1)
TS31
T
FAS/NFAS
FAS/NFAS
TS0
= Time slot offset (RC0, RC1)
= Frame alignment signal
= TS0 not containing FAS
= Signaling bits for time slots 1...15 and 17...31 of CAS multiframe
= CAS multiframe alignment signal in TS16
0 1 2 3 4 5 6 7
TS1
A B C D
81
0 1 2 3 4 5 6 7
0 0 0 0 X Y X X
TS16
Functional Description E1
0 1 2 3 4 5 6 7
DS1.1, 2003-10-23
PEF 2256 H/E
TS31
A B C D
FALC
F0133
®
56

Related parts for pef2256e