tmp86fp24 TOSHIBA Semiconductor CORPORATION, tmp86fp24 Datasheet - Page 114

no-image

tmp86fp24

Manufacturer Part Number
tmp86fp24
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp86fp24F
Manufacturer:
Toshiba
Quantity:
10 000
Part Number:
tmp86fp24FG
Manufacturer:
Toshiba
Quantity:
10 000
AD Converter Control Register 2
AD Converter Control Register 1
ADCCR1
(000EH)
ADCCR2
(000FH)
Note 1: Select analog input when AD converter stops (ADCDR2<ADBF>
Note 2: When the analog input is all use disabling, the AINDS should be set to “1”.
Note 3: During conversion, do not perform output instruction to maintain a precision for all of the pins. And port near to
Note 4: The ADRS is automatically cleared to “0” after starting conversion.
Note 5: Do not set ADRS (ADCCR1 bit7) newly again during AD conversion. Before setting ADRS newly again, check
Note 6: After STOP or SLOW mode are started, AD converter control register 1 (ADCCR1) is all initialized.
Note 1: Settings for “  ” in the above table are inhibited.
Note 2: Set conversion time by analog reference voltage (V
Note 3: Always set bit0 in ADCCR2 to “0” and set bit4 in ADCCR2 to “1”.
Note 4: When a read instruction for ADCCR2, bit6 to bit7 in ADCCR2 read in as undefined data.
Note 5: fc; High-frequency clock [Hz]
Note 6: After STOP or SLOW mode are started, AD converter control register 2 (ADCCR2) is all initialized.
ADRS
IREFON
AINDS
ADRS
SAIN
AMD
ACK
7
7
Therefore, set the ADCCR2 newly again after exiting these modes.
analog input, do not input intense signaling of change.
ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is
generated (e.g., interrupt handling routine).
Therefore, set the ADCCR1 newly again after exiting these modes.
AD conversion start
AD Operating mode
Analog input control
Analog input channel select
connection control
AD conversion time select
6
6
DA converter (Ladder resistor)
V
V
AMD
AREF
AREF
IREFON
5
5
Figure 2.12.2 AD Converter Control Register
2.7 to 3.6 V (31.2 P s or more)
1.8 to 3.6 V (124.8 P s or more)
AINDS
“1”
4
4
3
3
86FP24-112
0: 
1: Start
00: AD operation disable
01: Software start mode
10: Reserved
11: Repeat mode
0: Analog input enable
1: Analog input disable
0000: Selects AIN0
0001: Selects AIN1
0010: Selects AIN2
0011: Selects AIN3
0100: Selects AIN4
0101: Selects AIN5
0110: Selects AIN6
0111: Selects AIN7
1 *** : Reserved
Inputting current to the ladder resistor
0: Connected only during AD conversion
1: Always connected
ACK
000
001
010
011
100
101
110
111
ACK
2
2
SAIN
Conversion
1248/fc
AREF
156/fc
312/fc
624/fc
39/fc
78/fc
time
1
1
) as follows.
16 MHz
39.0 P s 78.0 P s 156.0 P s
78.0 P s 156.0 P s
“0”
0
0
fc




“0”).
Reserved
Reserved
(Initial value: 0001 0000)
(Initial value: ** 00 0000)
39.0 P s 78.0 P s
8 MHz
fc



39.0 P s 156.0 P s
4 MHz
fc



39.0 P s
78.0 P s
1 MHz
fc
TMP86FP24



2007-08-24
R/W
R/W

Related parts for tmp86fp24