tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 295

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
RA001
SCL0 pin
SDA0 pin
SBI0CR<PIN>
INTSBI0 Interrupt
request
18.5.3.2 When SBI0SR2<MST> is "0" (Slave mode)
Figure 18-20 Termination of Data Transfer in the Master Receiver Mode
mode after losing arbitration.
follows:
an interrupt request occurs when the word data transfer terminates after losing arbitration. The generation
of the interrupt request and the behavior of SBI0CR2<PIN> after losing arbitration are shown in Table 18-
4.
9
In the slave mode, a serial bus interface circuit operates either in the normal slave mode or in the slave
In the slave mode, the conditions of generating the serial bus interface interrupt request (INTSBI0) are
The serial bus interface circuit changes to the slave mode if arbitration is lost in the master mode. And
transmitter receives the high-level signal as a negative acknowledge signal. The receiver indicates to
the transmitter that data transfer is complete.
minate data transfer.
• At the end of the acknowledge signal when the received slave address matches the value set by the
• At the end of the acknowledge signal when a "GENERAL CALL" is received with
• At the end of transferring or receiving after matching of slave address or receiving of "GENERAL
Transfer 1-bit data by setting SBI0CR1<PIN> to "1".
In this case, since the master device is a receiver, the SDA line on a bus keeps the high level. The
After 1-bit data is received and an interrupt request has occurred, generate the stop condition to ter-
I2C0AR<SA> with SBI0CR1<NOACK> set at "0"
SBI0CR1<NOACK> set at "0"
CALL"
2. Clear SBI0CR1<ACK> to "0" and set SBI0CR1<BC> to "001".
3. To set SBI0CR2<PIN> to "1", write a dummy data (0x00) to SBI0DBR.
After reading the received data, clear
SBI0CR1<ACK> to "0" and writing the
dummy data (0x00)
D7
1
D6
2
D5
3
D4
4
Page 281
D3
5
D2
6
D1
7
D0
8
After reading the reveived
data, set SBI0CR1<BC> to
"001" and write dummy data
(0x00)
Negative
acknowledge signal
to the transmitter
TMP89FM42

Related parts for tmp89fm42