tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 32

• Manufacturer Part Number: tmp89fm42
• Description: 8 Bit Microcontroller
• Manufacturer: TOSHIBA Semiconductor CORPORATION

2.3 System clock controller
2. CPU Core
RA001
(a) Crystal or ceramic
XIN
2.3.3.2
oscillator
Table 2-1 Prohibited Combinations of Oscillation Enable Register Conditions
Don't Care
Don’t Care
Don’t Care
ation is switched to the STOP mode as described in "2.3.5 Operation mode control circuit".
lation, an internal factor reset is generated depending on the combination of values of the clock selected as
the main system clock, SYSCR2<XEN>, SYSCR2<XTEN> and the P0 port function control register
P0FC0.
clock (fc) and inputs it to the timing generator.
changed.
is changed.
P0FC0
Clock gear
The hardware control is executed by reset release and the operation mode control circuit when the oper-
Note: No hardware function is available for external direct monitoring of the basic clock. The oscillation fre-
To prevent the dead lock of the CPU core due to the software-controlled enabling/disabling of the oscil-
Note: It takes a certain period of time after SYSCR2<SYSCK> is changed before the main system clock is
The clock gear is a circuit that selects a gear clock (fcgck) obtained by dividing the high-frequency
Selects a divided clock at CGCR<FCGCKSEL>.
Two machine cycles are needed after CGCR<FCGCKSEL> is changed before the gear clock (fcgck) is
The gear clock (fcgck) may be longer than the set clock width, immediately after CGCR<FCGCKSEL>
0
High-frequency clock
XOUT
quency can be adjusted by programming the system to output pulses at a certain frequency to a port
(for example, a clock output) with interrupts disabled and the watchdog timer disabled and monitoring
the output. An adjustment program must be created in advance for a system that requires adjustment of
the oscillation frequency.
switched. If the currently operating oscillation circuit is stopped before the main system clock is
switched, the internal condition becomes as shown in Table 2-1 and a system clock reset occurs. For
details of clock switching, refer to "2.3.6 Operation Mode Control".
Don’t Care
SYSCR2
<XEN>
Figure 2-4 Examples of Oscillator Connection
0
0
1
(b) External oscillator
XIN
Don’t Care
Don’t Care
SYSCR2
<XTEN>
0
0
Don’t Care
Don’t Care
<SYSCK>
SYSCR2
XOUT
(Open)
1
0
Page 18
All the oscillation circuits are stopped.
The low-frequency clock (fs) is selected as the main system
clock, but the low-frequency clock oscillation circuit is
stopped.
The high-frequency clock (fc) is selected as the main system
clock, but the high-frequency clock oscillation circuit is
stopped.
The high-frequency clock oscillation circuit is allowed to
oscillate, but the port is set as a general-purpose port.
(c) Crystal oscillator
XTIN
State
XTOUT
Low-frequency clock
(d) External oscillator
XTIN
TMP89FM42
XTOUT
(Open)