r4f2456 Renesas Electronics Corporation., r4f2456 Datasheet - Page 1105

no-image

r4f2456

Manufacturer Part Number
r4f2456
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVFQV
Manufacturer:
REA
Quantity:
15
Part Number:
r4f24568NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVZFQV
Manufacturer:
REA
Quantity:
5
Part Number:
r4f24568NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569VFQV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
20.4
20.4.1
A transfer clock can be selected from eight internal clocks and an external clock. When using this
module, set the SCKS bit in SSCRH to 1 to select the SSCK pin as a serial clock. When the MSS
bit in SSCRH is 1, an internal clock is selected and the SSCK pin is used as an output pin. When
transfer is started, the clock with the transfer rate set by bits CKS2 to CKS0 in SSMR is output
from the SSCK pin. When MSS = 0, an external clock is selected and the SSCK pin is used as an
input pin.
20.4.2
The relationship of clock phase, polarity, and transfer data depends on the combination of the
CPOS and CPHS bits in SSMR. Figure 20.2 shows the relationship. When SSUMS = 1, the CPHS
setting is invalid although the CPOS setting is valid.
Setting the MLS bit in SSMR selects that MSB or LSB first communication. When MLS = 0, data
is transferred from the LSB to the MSB. When MLS = 1, data is transferred from the MSB to the
LSB.
(1) When CPHS = 0
(2) When CPHS = 1
Operation
Transfer Clock
Relationship of Clock Phase, Polarity, and Data
SCS
SSCK
(CPOS = 0)
SSCK
(CPOS = 1)
SSI, SSO
SCS
SSCK
(CPOS = 0)
SSCK
(CPOS = 1)
SSI, SSO
Figure 20.2 Relationship of Clock Phase, Polarity, and Data
Bit 0
Bit 0
Bit 1
Bit 1
Bit 2
Section 20 Synchronous Serial Communication Unit (SSU)
Bit 2
Bit 3
Bit 3
Bit 4
Rev. 1.00 Sep. 19, 2008 Page 1075 of 1342
Bit 4
Bit 5
Bit 5
Bit 6
Bit 6
Bit 7
REJ09B0467-0100
Bit 7

Related parts for r4f2456