r4f2456 Renesas Electronics Corporation., r4f2456 Datasheet - Page 62

no-image

r4f2456

Manufacturer Part Number
r4f2456
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVFQV
Manufacturer:
REA
Quantity:
15
Part Number:
r4f24568NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVZFQV
Manufacturer:
REA
Quantity:
5
Part Number:
r4f24568NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569VFQV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 1 Overview
Rev. 1.00 Sep. 19, 2008 Page 32 of 1342
REJ09B0467-0100
Type
Bus
control
Symbol
RAS/RAS2
RAS3
RAS4 *
RAS5 *
RAS *
CAS *
WE *
WAIT-A
WAIT-B
OE-A
OE-B
CKE-A*
CKE-B*
1
1
1
3
3
1
1
144-Pin
109
110
35
36
109
110
35
84
56
38
137
38
137
H8S/2456, H8S/2456R
145-Pin
A12
A13
L1
M1
A12
A13
L1
J11
N7
M2
A5
M2
A5
Pin No.
91
92
69
47
69
113
H8S/2454
120-Pin
I/O
Output Row address strobe signal for the
Output Row address strobe signal for the
Output Column address strobe signal for the
Output Write enable signal for the
Input
Output Output enable signal when accessing
Output Clock enable signal when the
Function
DRAM when the DRAM interface is
set. RAS signal is a row address
strobe signal when areas 2 to 5 are
set as the continuous DRAM space.
synchronous DRAM when the
synchronous DRAM interface is set.
synchronous DRAM when the
synchronous DRAM interface is set.
synchronous DRAM when the
synchronous DRAM interface is set.
Requests insertion of a wait state in
the bus cycles when accessing an
external 3-state address space.
the DRAM space. The output pins of
OE and (OE) are selected by the port
function control register 2 (PFCR2) of
port 3.
synchronous DRAM interface is set.
The output pins of CKE and (CKE)
are selected by the port function
control register 2 (PFCR2) of port 3.

Related parts for r4f2456