FWIXEPAD0SE001 INTEL [Intel Corporation], FWIXEPAD0SE001 Datasheet - Page 184

no-image

FWIXEPAD0SE001

Manufacturer Part Number
FWIXEPAD0SE001
Description
Advanced 8-Port 10/100 Mbps PHY Transceivers
Manufacturer
INTEL [Intel Corporation]
Datasheet
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
186
Figure 47. Intel
Table 68. Intel
REFCLK rising edge to RxCLK rising edge
RxData/RxSYNC output delay from RxCLK
rising edge
RxData/RxSYNC Rise/Fall time
Receive start of /J/ to CRS asserted
Receive start of /T/ to CRS de-asserted
NOTE: The table latency values are derived with the hardware configuration pins FIFOSEL[1:0] set at a
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production
2. “BT” signifies bit times at the line rate (that is, BT = 100 ns if using 10BASE-T, BT = 10 ns if using
testing.
100BASE-TX or 100BASE-FX).
®
®
LXT9785/LXT9785E SS-SMII - 100BASE-FX Receive Timing Parameters
LXT9785/LXT9785E SS-SMII - 100BASE-FX Receive Timing
default configuration of 00 (32 bits of initial fill).
RxSYNC
REFCLK
RxData
RxCLK
Parameter
TPFI
t
4
t
1
Sym
t1
t2
t3
t4
t5
t
2
t
3
Min
1.5
t
3
Typ
1.5
18
21
1
1
t
3
Max
23
26
5
Units
BT
BT
ns
ns
ns
Revision Date: August 28, 2003
t
2
2
5
Document Number: 249241
Minimum C
Maximum C
Revision Number: 007
Test Conditions
Datasheet
L
L
= 5pF
= 40pF

Related parts for FWIXEPAD0SE001