ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 120

no-image

ISP1362EE/01

Manufacturer Part Number
ISP1362EE/01
Description
Single-chip Universal Serial Bus On-The-Go controller
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
9397 750 12337
Product data
16.2.2 Read Endpoint Status (R: 50H–5FH)
Code (Hex): 01 to 0F — write (control IN, endpoint 1 to 14)
Code (Hex): 10, 12 to 1F — read (control OUT, endpoint 1 to 14)
Transaction — write or read maximum N
bulk/interrupt endpoint: N
The data in the endpoint buffer memory must be organized as shown in
example of endpoint buffer memory access is given in
Table 122: Endpoint buffer memory organization
Table 123: Example of endpoint buffer memory access
Remark: There is no protection against writing or reading past a buffer’s boundary,
against writing into an OUT buffer or reading from an IN buffer. Any of these actions
could cause an incorrect operation. Data residing in an OUT buffer is only meaningful
after a successful transaction. Exception: during DMA access of a double-buffered
endpoint, the buffer pointer automatically points to the secondary buffer after
reaching the end of the primary buffer.
This command is used to read the status of an endpoint buffer memory. The
command accesses the DcEndpointStatus register, the bit allocation of which is
shown in
set for the corresponding endpoint in the DcInterrupt register (see
All bits of the DcEndpointStatus register are read-only. Bit EPSTAL is controlled by
the Stall or Unstall commands and by the reception of a SET-UP token (see
Section
Code (Hex): 50 to 5F — read (control OUT, control IN, endpoint 1 to 14)
Transaction — read 1 byte (code only)
Word #
0 (lower byte)
0 (upper byte)
1 (lower byte)
1 (upper byte)
M = (N + 1)/2
A0
HIGH
LOW
LOW
LOW
16.2.3).
Table
Phase
command
data
data
data
124. Reading the DcEndpointStatus register will clear the interrupt bit
Rev. 03 — 06 January 2004
Bus lines
D[7:0]
D[15:8]
D[15:0]
D[15:0]
D[15:0]
32) (code or data)
Description
packet length (lower byte)
packet length (upper byte)
data byte 1
data byte 2
data byte N
Word #
-
-
0
1
2
2 bytes (isochronous endpoint: N
Description
command code (00H to 1FH)
ignored
packet length
data word 1 (data byte 2, data byte 1)
data word 2 (data byte 4, data byte 3)
Single-chip USB OTG controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Table
123.
Table
ISP1362
Table
140).
120 of 150
122. An
1023,

Related parts for ISP1362EE/01