ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 93

no-image

ISP1362EE/01

Manufacturer Part Number
ISP1362EE/01
Description
Single-chip Universal Serial Bus On-The-Go controller
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
9397 750 12337
Product data
Table 64:
Bit
12
11
10
9
8
7
6
5
4 to 3
2
1
0
Symbol
ConnectPullDown_DS1
SuspendClkNotStop
AnalogOCEnable
OneINT
DACKMode
OneDMA
DACKInputPolarity
DREQOutputPolarity
DataBusWidth[1:0]
InterruptOutputPolarity
InterruptPinTrigger
InterruptPinEnable
HcHardwareConfiguration register: bit description
Rev. 03 — 06 January 2004
Description
0 — disconnect built-in pull-down resistors on
OTG_DM1 and OTG_DP1
1 — connect built-in pull-down resistors on OTG_DM1
and OTG_DP1
Remark: This bit is effective only when port 1 is
configured as the host port (the OTGMODE pin is
HIGH, and the ID pin is LOW). When port 1 is
configured as the OTG port, (the OTGMODE pin is
LOW), the pull-down resistors on OTG_DM1 and
OTG_DP1 are controlled by the LOC_PULL_DN_DP
and LOC_PULL_DN_DM bits of the OtgControl
register.
0 — clock can be stopped when suspended
1 — clock cannot be stopped when suspended
0 — use external OC detection; digital input
1 — use on-chip OC detection; analog input
0 — HC interrupt routed to INT1, DC interrupt routed to
INT2
1 — HC and DC interrupts routed to INT1 only, INT2 is
unused
0 — normal operation; DACK1 is used with read and
write signals; power-up value
1 — reserved
0 — HC DMA request and acknowledge routed to
DREQ1 and DACK1, DC DMA request and
acknowledge routed to DREQ2 and DACK2
1 — HC and DC DMA requests and acknowledges
routed to DREQ1 and DACK1; DREQ2 and DACK2
unused
0 — DACK1 is active LOW; power-up value
1 — DACK1 is active HIGH
0 — DREQ1 is active LOW
1 — DREQ1 is active HIGH; power-up value
01 — microprocessor interface data bus width is 16 bits
Others — reserved
0 — INT1 interrupt is active LOW; power-up value
1 — INT1 interrupt is active HIGH
0 — INT1 interrupt is level-triggered; power-up value
1 — INT1 interrupt is edge-triggered
0 — power-up value
1 — global interrupt pin INT1 is enabled; this bit should
be used with the Hc PInterruptEnable register to
enable pin INT1
Single-chip USB OTG controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
…continued
ISP1362
93 of 150

Related parts for ISP1362EE/01