MC68HC908GR4 MOTOROLA [Motorola, Inc], MC68HC908GR4 Datasheet - Page 104

no-image

MC68HC908GR4

Manufacturer Part Number
MC68HC908GR4
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GR4CDW
Manufacturer:
RENESAS
Quantity:
1 400
Part Number:
MC68HC908GR4CFA
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68HC908GR4CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR4CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908GR4CFA
Quantity:
4
Part Number:
MC68HC908GR4CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GR4CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Clock Generator Module (CGMC)
7.4.4 Acquisition and Tracking Modes
7.4.5 Manual and Automatic PLL Bandwidth Modes
Technical Data
104
frequency, f
condition based on this comparison.
The PLL filter is manually or automatically configurable into one of two
operating modes:
The PLL can change the bandwidth or operational mode of the loop filter
manually or automatically. Automatic mode is recommended for most
users.
In automatic bandwidth control mode (AUTO = 1), the lock detector
automatically switches between acquisition and tracking modes.
Automatic bandwidth control mode also is used to determine when the
VCO clock, CGMVCLK, is safe to use as the source for the base clock,
CGMOUT. (See
enabled, the software can wait for a PLL interrupt request and then
check the LOCK bit. If interrupts are disabled, software can poll the
LOCK bit continuously (during PLL startup, usually) or at periodic
intervals. In either case, when the LOCK bit is set, the VCO clock is safe
Freescale Semiconductor, Inc.
For More Information On This Product,
Acquisition mode — In acquisition mode, the filter can make large
frequency corrections to the VCO. This mode is used at PLL
startup or when the PLL has suffered a severe noise hit and the
VCO frequency is far off the desired frequency. When in
acquisition mode, the ACQ bit is clear in the PLL bandwidth control
register. (See
Tracking mode — In tracking mode, the filter makes only small
corrections to the frequency of the VCO. PLL jitter is much lower
in tracking mode, but the response to noise is also slower. The
PLL enters tracking mode when the VCO frequency is nearly
correct, such as when the PLL is selected as the base clock
source. (See
automatically in tracking mode when not in acquisition mode or
when the ACQ bit is set.
Clock Generator Module (CGMC)
RDV
Go to: www.freescale.com
. The circuit determines the mode of the PLL and the lock
PLL Bandwidth Control
Base Clock Selector
PLL Bandwidth Control
Register.) If PLL interrupts are
Circuit.) The PLL is
Register.)
MC68HC908GR8 — Rev 4.0
MOTOROLA

Related parts for MC68HC908GR4