MA180023 Microchip Technology, MA180023 Datasheet - Page 42

• Manufacturer Part Number: MA180023
• Description: MODULE PLUG-IN PIC18F46J11 PIM
• Manufacturer: Microchip Technology
• Series: PIC®r

Specifications of MA180023

• Accessory Type: Plug-In Module (PIM) - PIC18F46J11
• Tool / Board Applications: General Purpose MCU, MPU, DSP, DSC
• Mcu Supported Families: PIC18
• Supported Devices: Stand-alone Or W/ HPC(DM183022) Or PIC18(DM183032)
• Silicon Manufacturer: Microchip
• Core Architecture: PIC
• Core Sub-architecture: PIC18
• Silicon Core Number: PIC18F
• Silicon Family Name: PIC18FxxJxx
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: HPC Explorer Board (DM183022) or PIC18 Explorer Board (DM183032)
• For Use With: DM183032 - BOARD EXPLORER PICDEM PIC18DM183022 - BOARD DEMO PIC18FXX22 64/80TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PIC18F46J11 FAMILY
TABLE 3-1:
3.1.3
The length of the transition between clock sources is
the sum of two cycles of the old clock source and three
to four cycles of the new clock source. This formula
assumes that the new clock source is stable.
Two bits indicate the current clock source and its
status:
(T1CON<6>). In general, only one of these bits will be
set in a given power-managed mode. When the OSTS
bit is set, the primary clock would be providing the
device clock. When the T1RUN bit is set, the Timer1
oscillator would be providing the clock. If neither of
these bits is set, INTRC would be clocking the device.
3.1.4
The power-managed mode that is invoked with the
SLEEP instruction is determined by the setting of the
IDLEN and DSEN bits at the time the instruction is exe-
cuted. If another SLEEP instruction is executed, the
device will enter the power-managed mode specified
by IDLEN and DSEN at that time. If IDLEN or DSEN
have changed, the device will enter the new
power-managed mode specified by the new setting.
3.2
In the Run modes, clocks to both the core and
peripherals are active. The difference between these
modes is the clock source.
DS39932C-page 42
Sleep
Deep
Sleep
PRI_RUN
SEC_RUN
RC_RUN
PRI_IDLE
SEC_IDLE
RC_IDLE
Note 1:
Note:
Mode
(2)
2:
Run Modes
OSTS
IDLEN and DSEN reflect their values when the SLEEP instruction is executed.
Deep Sleep entirely shuts off the voltage regulator for ultra low-power consumption. See Section 3.6 “Deep
Sleep Mode” for more information.
CLOCK TRANSITIONS AND STATUS
INDICATORS
Executing a SLEEP instruction does not
necessarily place the device into Sleep
mode. It acts as the trigger to place the
controller into either the Sleep or Deep
Sleep mode, or one of the Idle modes,
depending on the setting of the IDLEN bit.
MULTIPLE SLEEP COMMANDS
DSCONH<7>
DSEN
0
1
0
0
0
0
0
0
LOW-POWER MODES
(1)
(OSCCON<3>)
IDLEN
OSCCON<7,1:0>
N/A
N/A
N/A
0
0
1
1
1
(1)
SCS<1:0>
N/A
N/A
00
01
11
00
01
11
and
Clocked
Clocked
Clocked
T1RUN
CPU
Module Clocking
Off
Off
Off
Off
Off
Peripherals
Clocked
Clocked
Clocked
Clocked
Clocked
Clocked
Off
—
3.2.1
The PRI_RUN mode is the normal, full-power execu-
tion mode of the microcontroller. This is also the default
mode upon a device Reset unless Two-Speed Start-up
is enabled (see Section 25.4 “Two-Speed Start-up”
for details). In this mode, the OSTS bit is set (see
Section 2.3.1 “Oscillator Control Register”).
3.2.2
The SEC_RUN mode is the compatible mode to the
“clock switching” feature offered in other PIC18
devices. In this mode, the CPU and peripherals are
clocked from the Timer1 oscillator. This gives users the
option of low-power consumption while still using a
high-accuracy clock source.
SEC_RUN mode is entered by setting the SCS<1:0>
bits to ‘01’. The device clock source is switched to the
Timer1 oscillator (see Figure 3-1), the primary
oscillator is shut down, the T1RUN bit (T1CON<6>) is
set and the OSTS bit is cleared.
Note:
Timer1 oscillator and/or RTCC optionally enabled
RTCC can run uninterrupted using the Timer1 or
internal low-power RC oscillator
The normal, full-power execution mode. Primary clock
source (defined by FOSC<2:0>)
Secondary – Timer1 oscillator
Postscaled internal clock
Primary clock source (defined by FOSC<2:0>)
Secondary – Timer1 oscillator
Postscaled internal clock
Available Clock and Oscillator Source
PRI_RUN MODE
SEC_RUN MODE
The Timer1 oscillator should already be
running prior to entering SEC_RUN mode.
If the T1OSCEN bit is not set when the
SCS<1:0> bits are set to ‘01’, entry to
SEC_RUN mode will not occur. If the
Timer1 oscillator is enabled, but not yet
running, device clocks will be delayed until
the oscillator has started. In such situa-
tions, initial oscillator operation is far from
stable and unpredictable operation may
result.
© 2009 Microchip Technology Inc.