IPR-NIOS Altera, IPR-NIOS Datasheet - Page 187

• Manufacturer Part Number: IPR-NIOS
• Description: IP NIOS II MEGACORE RENEW
• Manufacturer: Altera
• Type: MegaCorer

Specifications of IPR-NIOS

• License: Renewal License
• Lead Free Status / RoHS Status: Not applicable / Not applicable

© 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off.
and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but
reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
NII51017-10.1.0
Introduction
Word Formats
Table 8–1. I-Type Instruction Format
Nios II Processor Reference Handbook
December 2010
December 2010
NII51017-10.1.0
31
30
29
A
I-Type
R-Type
28
27
26
This section introduces the Nios
reference of the Nios II instruction set. This chapter contains the following sections:
■
■
■
■
■
There are three types of Nios II instruction word format: I-type, R-type, and J-type.
The defining characteristic of the I-type instruction word format is that it contains an
immediate value embedded within the instruction word. I-type instructions words
contain:
■
■
■
In most cases, fields A and IMM16 specify the source operands, and field B specifies
the destination register. IMM16 is considered signed except for logical operations and
unsigned comparisons.
I-type instructions include arithmetic and logical operations such as addi and andi;
branch operations; load and store operations; and cache management operations.
Table 8–1
The defining characteristic of the R-type instruction word format is that all arguments
and results are specified as registers. R-type instructions contain:
■
25
“Word Formats” on page 8–1
“Instruction Opcodes” on page 8–3
“Assembler Pseudo-Instructions” on page 8–4
“Assembler Macros” on page 8–5
“Instruction Set Reference” on page 8–5
A 6-bit opcode field OP
Two 5-bit register fields A and B
A 16-bit immediate data field IMM16
A 6-bit opcode field OP
24
B
23
shows the I-type instruction format.
22
21
20
19
18
17
16
®
15
II instruction word format and provides a detailed
IMM16
14
8. Instruction Set Reference
13
12
11
10
9
8
7
6
5
4
3
OP
2
Subscribe
1
0