IC MCU 1.5K FLASH 16-TSSOP

MC68HC908QY1VDTE

Manufacturer Part NumberMC68HC908QY1VDTE
DescriptionIC MCU 1.5K FLASH 16-TSSOP
ManufacturerFreescale Semiconductor
SeriesHC08
MC68HC908QY1VDTE datasheet
 


Specifications of MC68HC908QY1VDTE

Core ProcessorHC08Core Size8-Bit
Speed8MHzPeripheralsLVD, POR, PWM
Number Of I /o13Program Memory Size1.5KB (1.5K x 8)
Program Memory TypeFLASHRam Size128 x 8
Voltage - Supply (vcc/vdd)2.7 V ~ 5.5 VOscillator TypeInternal
Operating Temperature-40°C ~ 105°CPackage / Case16-TSSOP
Processor SeriesHC08QCoreHC08
Data Bus Width8 bitData Ram Size128 B
Maximum Clock Frequency8 MHzNumber Of Programmable I/os14
Number Of Timers2Maximum Operating Temperature+ 105 C
Mounting StyleSMD/SMTDevelopment Tools By SupplierFSICEBASE, M68CBL05AE, DEMO908QB8, DEMO908QC16
Minimum Operating Temperature- 40 CLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Data Converters-
Connectivity-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
Page 69/184

Download datasheet (2Mb)Embed
PrevNext
Table 7-1. Instruction Set Summary (Sheet 4 of 6)
Source
Operation
Form
JMP opr
JMP opr
JMP opr,X
Jump
JMP opr,X
JMP ,X
JSR opr
JSR opr
JSR opr,X
Jump to Subroutine
JSR opr,X
JSR ,X
LDA #opr
LDA opr
LDA opr
LDA opr,X
Load A from M
LDA opr,X
LDA ,X
LDA opr,SP
LDA opr,SP
LDHX #opr
Load H:X from M
LDHX opr
LDX #opr
LDX opr
LDX opr
LDX opr,X
Load X from M
LDX opr,X
LDX ,X
LDX opr,SP
LDX opr,SP
LSL opr
LSLA
LSLX
Logical Shift Left
LSL opr,X
(Same as ASL)
LSL ,X
LSL opr,SP
LSR opr
LSRA
LSRX
Logical Shift Right
LSR opr,X
LSR ,X
LSR opr,SP
MOV opr,opr
MOV opr,X+
Move
MOV #opr,opr
MOV X+,opr
MUL
Unsigned multiply
NEG opr
NEGA
NEGX
Negate (Two’s Complement)
NEG opr,X
NEG ,X
NEG opr,SP
NOP
No Operation
NSA
Nibble Swap A
ORA #opr
ORA opr
ORA opr
ORA opr,X
Inclusive OR A and M
ORA opr,X
ORA ,X
ORA opr,SP
ORA opr,SP
PSHA
Push A onto Stack
PSHH
Push H onto Stack
PSHX
Push X onto Stack
Freescale Semiconductor
Description
PC ← Jump Address
PC ← (PC) + n (n = 1, 2, or 3)
Push (PCL); SP ← (SP) – 1
Push (PCH); SP ← (SP) – 1
PC ← Unconditional Address
A ← (M)
H:X ← (M:M + 1)
X ← (M)
C
b7
b0
0
b7
b0
← (M)
(M)
Destination
Source
H:X ← (H:X) + 1 (IX+D, DIX+)
X:A ← (X) × (A)
M ← –(M) = $00 – (M)
A ← –(A) = $00 – (A)
X ← –(X) = $00 – (X)
M ← –(M) = $00 – (M)
M ← –(M) = $00 – (M)
None
A ← (A[3:0]:A[7:4])
A ← (A) | (M)
Push (A); SP ← (SP) – 1
Push (H); SP ← (SP) – 1
Push (X); SP ← (SP) – 1
MC68HC908QY/QT Family Data Sheet, Rev. 6
Instruction Set Summary
Effect
on CCR
V H I N Z C
DIR
BC
EXT
CC
– – – – – –
IX2
DC
IX1
EC
IX
FC
DIR
BD
EXT
CD
– – – – – –
IX2
DD
IX1
ED
IX
FD
IMM
A6
DIR
B6
EXT
C6
IX2
D6
0 – –
IX1
E6
IX
F6
SP1
9EE6
SP2
9ED6
IMM
45
0 – –
DIR
55
IMM
AE
DIR
BE
EXT
CE
IX2
DE
0 – –
IX1
EE
IX
FE
SP1
9EEE
SP2
9EDE
DIR
38
INH
48
INH
58
0
– –
IX1
68
IX
78
SP1
9E68
DIR
34
INH
44
INH
54
C
– – 0
IX1
64
IX
74
SP1
9E64
DD
4E
DIX+
5E
0 – –
IMD
6E
IX+D
7E
– 0 – – – 0 INH
42
DIR
30
INH
40
INH
50
– –
IX1
60
IX
70
SP1
9E60
– – – – – – INH
9D
– – – – – – INH
62
IMM
AA
DIR
BA
EXT
CA
IX2
DA
0 – –
IX1
EA
IX
FA
SP1
9EEA
SP2
9EDA
– – – – – – INH
87
– – – – – – INH
8B
– – – – – – INH
89
dd
2
hh ll
3
ee ff
4
ff
3
2
dd
4
hh ll
5
ee ff
6
ff
5
4
ii
2
dd
3
hh ll
4
ee ff
4
ff
3
2
ff
4
ee ff
5
ii jj
3
dd
4
ii
2
dd
3
hh ll
4
ee ff
4
ff
3
2
ff
4
ee ff
5
dd
4
1
1
ff
4
3
ff
5
dd
4
1
1
ff
4
3
ff
5
dd dd
5
dd
4
ii dd
4
dd
4
5
dd
4
1
1
ff
4
3
ff
5
1
3
ii
2
dd
3
hh ll
4
ee ff
4
ff
3
2
ff
4
ee ff
5
2
2
2
69