MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 236

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
External Interface Module (EIM)
Figure 13-15
a basic read cycle while determining that a line is being transferred. The external device uses fast
termination for subsequent transfers.
13.4.7.3 Line Write Bus Cycles
Figure 13-16
driven one clock after TS. The next pipelined burst data is driven a cycle after the write data is registered
(on the rising edge of S6). Each subsequent burst takes a single cycle. Note that as with the line read
example in
behavior of the address lines for both internal and external termination. Note that when external
termination is used, the address lines change with SIZ[1:0].
13-12
.
CSn, BSn, OE
A[31:0], SIZ[1:0]
CSn, BSn, OE
CLKOUT
SIZ[1:0]
A[31:0]
D[31:0]
CLKOUT
D[31:0]
R/W
Figure
TIP
Figure 13-15. Line Read Burst-Inhibited, Fast Termination, External Termination
shows a line access write with zero wait states. It begins like a basic write bus cycle with data
shows a burst-inhibited line read access with fast termination. The external device executes
TS
R/W
TA
TIP
TS
TA
13-12, CSn remain asserted throughout the burst transfer. This example shows the
Figure 13-14. Line Read Burst (3-2-2-2), External Termination
S0 S1 S2 S3
S0
S1
A[3:2] = 00
S2 S3 S4 S5 S0 S1 S4 S5 S0 S1 S4 S5 S0 S1 S4 S5
Basic
Line
Read
WS
Read
S4 S5
A[3:2] = 01
WS
Fast
Read
Read
S6
S7
A[3:2] = 10
WS
Longword
Fast
Read
Read
S8
S9
WS
A[3:2] = 11
Fast
Freescale Semiconductor
Read
Read
S10
S11
S12
S6
S13
S7

Related parts for MCF5282CVM66