PNX1500E NXP Semiconductors, PNX1500E Datasheet - Page 114

• Manufacturer Part Number: PNX1500E
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E

• Lead Free Status / Rohs Status: Not Compliant

NXP Semiconductors
Volume 1 of 1
Table 1: SYSTEM Registers
PNX15XX_PNX952X_SER_N_4
Product data sheet
DCS DRAM Aperture Control Registers
Offset 0x06 3200
31:16
15:0
Offset 0x06 3204
31:16
15:0
Offset 0x06 3208
31:1
Bit
0
Symbol
DCS_DRAM_LO
Unused
DCS_DRAM_HI
Unused
Unused
DCS_DRAM_WE
2.4.1 DCS DRAM Aperture Control MMIO Registers
2.5 Aperture Boundaries
DCS_DRAM_LO
DCS_DRAM_HI
APERTURE_WE
The MMIO aperture is always 2 Megabytes.
The DRAM aperture size range is from 1 to 256 Megabytes. Defined at boot time, it
may be changed later on by the TM3260 CPU.
The XIO aperture size range is from 1 to 128 Megabytes.
Acces
s
R/W
-
R/W
-
-
R/W
Value
0x0000
-
0x0000
-
-
0x0
Rev. 4.0 — 03 December 2007
Description
DCS_DRAM_LO indicates the lowest DCS bus address mapped to
DRAM. Its granularity is of 64 Kilobytes.
The reset value is 0.
Writes to this register are controlled by the DCS_DRAM_WE bit in
the APERTURE_WE MMIO register.
To ensure software backward compatibility, writes to unused or
reserved bits should be zero and reads must be ignored.
DCS_DRAM_HI indicates the highest DCS bus address mapped to
DRAM. Its granularity is of 64 Kilobytes.
The reset value of 0 disables memory accesses from the DCS bus.
Writes to this register are controlled by the DCS_DRAM_WE bit in
the APERTURE_WE MMIO register.
To ensure software backward compatibility, writes to unused or
reserved bits should be zero and reads must be ignored.
To ensure software backward compatibility, writes to unused or
reserved bits should be zero and reads must be ignored.
• ‘0’: Writing to DCS_DRAM_LO or DCS_DRAM_HI is disabled.
• ‘1’: Writing to DCS_DRAM_LO or DCS_DRAM_HI is enabled.
• When writing to either DCS_DRAM_LO or DCS_DRAM_HI
• By default it is not authorized to write to the DCS_DRAM_LO and
• The address range defined by the content of DCS_DRAM_LO or
occurs, this bit is automatically cleared.
DCS_DRAM_HI registers.
DCS_DRAM_HI must not overlap the address ranges of the
other apertures on the DCS bus. This can happen temporarily
when changing either the DCS_DRAM_LO or the
DCS_DRAM_HI. Therefore any change of the DCS_DRAM_LO
or DCS_DRAM_HI registers must be done by first disabling the
DCS DRAM aperture. This is achieved by starting to change
DCS_DRAM_LO or DCS_DRAM_HI such that DCS_DRAM_LO
is greater than DCS_DRAM_HI.
Chapter 3: System On Chip Resources
PNX15xx/952x Series
© NXP B.V. 2007. All rights reserved.
3-114